CY7C1518AV18_11 Datasheet, PDF (3/29 Pages) Cypress Semiconductor – 72-Mbit DDR-II SRAM Two-Word Burst Architecture

CY7C1518AV18
CY7C1520AV18
Contents
Pin Configuration ............................................................. 4
165-ball FBGA (15 × 17 × 1.4 mm) Pinout .................. 4
Pin Definitions .................................................................. 5
Functional Overview ........................................................ 7
Read Operations ......................................................... 7
Write Operations ......................................................... 7
Byte Write Operations ................................................. 7
Single Clock Mode ...................................................... 7
DDR Operation ............................................................ 7
Depth Expansion ......................................................... 7
Programmable Impedance .......................................... 8
Echo Clocks ................................................................ 8
DLL .............................................................................. 8
Application Example ........................................................ 8
Truth Table ........................................................................ 9
Burst Address Table ........................................................ 9
Write Cycle Descriptions ................................................. 9
Write Cycle Descriptions ............................................... 10
IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 11
Disabling the JTAG Feature ...................................... 11
Test Access Port – Test Clock .................................. 11
Test Mode Select (TMS) ........................................... 11
Test Data-In (TDI) ..................................................... 11
Test Data-Out (TDO) ................................................. 11
Performing a TAP Reset ........................................... 11
TAP Registers ........................................................... 11
TAP Instruction Set ................................................... 11
TAP Controller State Diagram ....................................... 13
TAP Controller Block Diagram ...................................... 14
TAP Electrical Characteristics ...................................... 14
TAP AC Switching Characteristics ............................... 15
TAP Timing and Test Conditions .................................. 15
Identification Register Definitions ................................ 16
Scan Register Sizes ....................................................... 16
Instruction Codes ........................................................... 16
Boundary Scan Order .................................................... 17
Power-up Sequence in DDR-II SRAM ........................... 18
Power-up Sequence .................................................. 18
DLL Constraints ......................................................... 18
Maximum Ratings ........................................................... 19
Operating Range ............................................................. 19
Electrical Characteristics ............................................... 19
DC Electrical Characteristics ..................................... 19
AC Electrical Characteristics ..................................... 20
Capacitance .................................................................... 21
Thermal Resistance ........................................................ 21
Switching Characteristics .............................................. 22
Switching Waveforms .................................................... 24
Ordering Information ...................................................... 25
Ordering Code Definitions ......................................... 25
Package Diagram ............................................................ 26
Acronyms ........................................................................ 27
Document Conventions ................................................. 27
Units of Measure ....................................................... 27
Document History Page ................................................. 28
Sales, Solutions, and Legal Information ...................... 29
Worldwide Sales and Design Support ....................... 29
Products .................................................................... 29
PSoC Solutions ......................................................... 29
Document Number: 001-06982 Rev. *I
Page 3 of 29
[+] Feedback