English
Language : 

BCM20713A1KUBXGT Datasheet, PDF (24/65 Pages) Cypress Semiconductor – Single-Chip Bluetooth Transceiver and Baseband Processor
BCM20713 Preliminary Data Sheet
Microprocessor Unit
Section 4: Microprocessor Unit
The BCM20713 microprocessor unit runs software from the link control (LC) layer up to the host controller
interface (HCI). The microprocessor is based on the ARM7TDMIS 32-bit RISC processor with embedded ICE-
RT debug and JTAG interface units. The microprocessor also includes 384 KB of ROM memory for program
storage and boot ROM, 112 KB of RAM for data scratch-pad, and patch RAM code.
The internal boot ROM provides flexibility during power-on reset to enable the same device to be used in various
configurations, including automatic host transport selection from SPI or UART, with or without external NVRAM.
At power-up, the lower layer protocol stack is executed from the internal ROM.
External patches can be applied to the ROM-based firmware to provide flexibility for bug fixes and features
additions. These patches can be downloaded from the host to the device through the SPI or UART transports,
or using external NVRAM. The device can also support the integration of user applications and profiles using
an external serial flash memory.
NVRAM Configuration Data and Storage
Serial Interface
The BCM20713 includes an SPI master controller that can be used to access serial flash memory. The SPI
master contains an AHB slave interface, transmit and receive FIFOs, and the SPI core PHY logic. Data is
transferred to and from the module by the system CPU. DMA operation is not supported.
The BCM20713 supports serial flash vendors Atmel, MXIC, and Numonyx. The most commonly used parts from
two of these vendors are:
• AT25BCM512B, manufactured by Atmel
• MX25V512ZUI-20G, manufactured by MXIC
EEPROM
The BCM20713 includes a Broadcom Serial Control (BSC) master interface. The BSC interface supports low-
speed and fast mode devices and is compatible with I2C slave devices. Multiple I2C master devices and flexible
wait state insertion by the master interface or slave devices are not supported. The BCM20713 provides 400
kHz, full speed clock support.
The BSC interface is programmed by the CPU to generate the following BSC transfer types on the bus:
• Read-only
• Write-only
• Combined read/write
• Combined write-read
Broadcom®
December 21, 2015 • 20713-DS102-R
Single-Chip Bluetooth Transceiver and Baseband Processor
Page 23
BROADCOM CONFIDENTIAL