 English |
|
|
|
|
|
|
|
| CYD01S18V Datasheet, PDF (17/26 Pages) Cypress Semiconductor – FLEx18™ 3.3V 64K/128K/256K/512K x 18 Synchronous Dual-Port RAM | |||
| |||
| ◁ |
Switching Waveforms (continued)
Read-to-Write-to-Read (OE Controlled)[34, 37, 39, 40]
tCYC2
tCH2
tCL2
CLK
CYD01S18V/CYD02S18V
CYD04S18V/CYD09S18V
CE
tSC
tHC
tSW tHW
R/W tSW
tHW
An
ADDRESS
tSA
tHA
DATAIN
DATAOUT
An+1
tCD2
An+2
tSD tHD
Dn+2
Qn
tOHZ
OE
READ
Read with Address Counter Advance[39]
CLK
tCYC2
tCH2
tCL2
tSA
tHA
ADDRESS
An
tSAD
ADS
CNTEN
tHAD
tSAD
tSCN
DATAOUT
tHCN
Qxâ1
READ
EXTERNAL
ADDRESS
tCD2
tSCN
Qx
Qn
tDC
READ WITH COUNTER
An+3
Dn+3
WRITE
An+4
An+5
tCD2
Qn+4
READ
tHAD
Qn+1
tHCN
COUNTER HOLD
Qn+2
Qn+3
READ WITH COUNTER
Document #: 38-06077 Rev. *C
Page 17 of 26
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese