 English |
|
|
|
|
|
|
|
| CY7C4801_02 Datasheet, PDF (13/23 Pages) Cypress Semiconductor – 256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs | |||
| |||
| ◁ |
CY7C4801/4811/4821
CY7C4831/4841/4851
Switching Waveforms (continued)
Write Programmable Registers
tCLKH
tCLK
tCLKL
WCLKA,WCLKB
WENA2/LDA
(WENB2/LDB)
WENA1(WENB1)
tENS
tENS
tENH
tDS
tDH
DA0âDA8
(DB0âDB8)
PAE OFFSET
LSB
PAE OFFSET
MSB
PAF OFFSET
LSB
PAF OFFSET
MSB
48X1â14
Read Programmable Registers
tCLKH
tCLK
tCLKL
RCLKA(RCLKB)
WENA2/LDA
(WENB2/LDB)
RENA1, RENA2
(RENB1,RENB2)
QA0âQA8
(QB0âQB8)
tENS
tENS
tENH
tA
UNKNOWN
PAF OFFSET
MSB
PAE OFFSET LSB
PAE OFFSET MSB
PAF OFFSET
LSB
48X1â15
Document #: 38-06005 Rev. *A
Page 13 of 23
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese