|
CY8C21323_08 Datasheet, PDF (1/37 Pages) Cypress Semiconductor – PSoC® Mixed Signal Array | |||
|
CY8C21123, CY8C21223, CY8C21323
PSoC® Mixed Signal Array
Features
â Powerful Harvard Architecture Processor
â M8C Processor Speeds to 24 MHz
â Low power at High Speed
â 2.4V to 5.25V Operating Voltage
â Operating Voltages down to 1.0V using On-Chip Switch
Mode Pump (SMP)
â Industrial Temperature Range: -40°C to +85°C
â Advanced Peripherals (PSoC Blocks)
â Four Analog Type âEâ PSoC Blocks Provide:
⢠Two Comparators with DAC Refs
⢠Single or Dual 8-Bit 8:1 ADC
â Four Digital PSoC Blocks Provide:
⢠8 to 32-Bit Timers, Counters, and PWMs
⢠CRC and PRS Modules
â Full Duplex UART, SPI⢠Master or Slave
⢠Connectable to All GPIO Pins
â Complex Peripherals by Combining Blocks
â Flexible On-Chip Memory
â 4K Flash Program Storage 50,000 Erase/Write Cycles
â 256 Bytes SRAM Data Storage
â In-System Serial Programming (ISSP)
â Partial Flash Updates
â Flexible Protection Modes
â EEPROM Emulation in Flash
â Complete Development Tools
â Free Development Software (PSoC Designerâ¢)
â Full Featured, In-Circuit Emulator and Programmer
â Full Speed Emulation
â Complex Breakpoint Structure
â 128 Bytes Trace Memory
â Precision, Programmable Clocking
â Internal ±2.5% 24/48 MHz Oscillator
â Internal Oscillator for Watchdog and Sleep
â Programmable Pin Configurations
â 25 mA Drive on All GPIO
â Pull Up, Pull Down, High Z, Strong, or Open Drain Drive
Modes on All GPIO
â Up to Eight Analog Inputs on GPIO
â Configurable Interrupt on all GPIO
â Additional System Resources
â I2C⢠Master, Slave and MultiMaster to 400 kHz
â Watchdog and Sleep Timers
â User Configurable Low Voltage Detection
â Integrated Supervisory Circuit
â On-Chip Precision Voltage Reference
Logic Block Diagram
PSoC
CORE
SystemBus
Port 1 Port 0
Global Digital Interconnect
Global Analog Interconnect
SRAM
Interrupt
Controller
SROM
Flash
CPU Cor e
(M8C)
Sleep and
Watchdog
Clock Sources
(Includes IMO and ILO)
DIGITAL SYSTEM
Digital
PSoC Block
Array
ANALOG SYSTEM
Analog
PSoC Block
Array
Analog
Ref .
Digital
Clocks
POR and LVD
Sw itch
I2 C
Mode
System Resets
Pu mp
SYSTEM RESOURCES
Internal
Voltage
Ref .
Cypress Semiconductor Corporation ⢠198 Champion Court
Document Number: 38-12022 Rev. *H
⢠San Jose, CA 95134-1709 ⢠408-943-2600
Revised October 22, 2008
[+] Feedback
|
▷ |