English
Language : 

DB839 Datasheet, PDF (5/20 Pages) CML Microcircuits – Two Variable Attenuators
Digitally Controlled Analog I/O Processor
5
3 External Components
MX839 PRELIMINARY INFORMATION
XTAL
R1
XTAL/CLOCK
X1 C2
C1
C-BUS
INTERFACE
XTAL 1
24 DVDD
XTAL/CLOCK 2
23 MOD2 OUT
SERIAL CLOCK 3
22 MOD1 OUT
COMMAND DATA 4
21 MOD2 IN
REPLY DATA
CS
IRQ
ADCIN1
5
20 MOD1 IN
6
MX839
19
AVDD
N/C
7
18
8
17 DACOUT3
ADCIN2 9
16 DACOUT2
ADCIN3
R2
10
ADCIN4
11
VSS 12
DACOUT1
15
14 N/C
13
VBIAS
DVDD
C3
DVDD
R3
C5
AVDD
C4 C6
Figure 2: Recommended External Components
R1
1M: ±5%
R2
22k: ±10%
R3 Note 1 10: ±10%
C1
22pF ±20%
C2
22pF ±20%
C3
0.1µF ±20%
C4 Note 1 0.1µF ±20%
C5
0.1µF ±20%
C6 Note 1 10.0µF ±20%
X1 Note 2, 3
±100ppm
Table 1: Recommended External Components
Notes:
1. These values should be determined in regard to the amount of supply filtering required for D/A outputs.
2. If an external clock is to be used, then it should be connected to Pin 2 and the components C1, C2, R1, and X1
omitted. The ADC clock frequency is derived from the crystal or external clock by means of internal programmable
dividers. See Section 6 for details of crystal or external clock frequency range.
3. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of
VDD, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design
assistance, consult your crystal manufacturer.
© 1998 MXxCOM Inc.
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480164.002
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.