English
Language : 

FX506 Datasheet, PDF (13/17 Pages) Sanyo Semicon Device – High-Current Switching Applications
Application Information
Suggested Evaluation Tests and Settings
Operational Information
The functions of the FX506 are selected and controlled using the 47-bit Serial Data Input. This
application section assists in the familiarization of control by providing example operational paths
and system confidence tests.
The signal levels employed in these examples are to demonstrate the functions of the device.
Maximum and minimum operational signal levels are detailed in the “Specification” pages. A final
output signal level of 2.2V p-p is considered, operationally, to be 100% (FM deviation).
Set-up and enter the example data word in accordance with Figures 2 and 4.
Test the FX506 using levels and points detailed in Tables 1, 2 and 3.
Experimentation will indicate the signal element configuration and required control settings for
various input and output levels.
Transmit Path – The Serial Data word below will produce the transmit element configuration shown in Figure 8.
bit 0 – 01000001 11110110 X0101111 10111111 11010XXX XXXXX10 – bit 46
0 = logic 0
1 = logic 1
X = not important to the example
Step Input
–
Level
(mV rms @ 1kHz)
Output
– Level
(mV rms @ 1kHz)
Note
Output Level
Ref. to Max.
1
Mic. 1
10
2
Ext. Audio Process In 750
3
Mic. 1
4.8
4
Ext. Audio Process In 410
Pre-Process Audio
VCO Drive/Ref.
Pre-Process Audio
VCO Drive and Ref.
750
Ext +24.0dB
1.54≤ VOUT ≤2.2Vp-p
410
Ext +24.0dB
466
70 – 100%
60%
60%
Table 1 Transmit Path Operational Check
To establish a 100% level for this device inject a large amplitude audio signal into the Post Process
Audio Input, with the Limiter enabled.
Receive Path – The Serial Data word below will produce the receive element configuration shown in Figure 9.
bit 0 – X0111010 11110010 X010XXXX XXX01111 11011XXX XXXXX10 – bit 46
0 = logic 0
1 = logic 1
X = not important to the example
Step Input
–
Level
(mV rms @ 1kHz)
Output
– Level
(mV rms @ 1kHz)
Note
Output Level
Ref. to Max.
1 Rx Audio In
200
2 Ext. Audio Process In 564
3 Rx Audio In
145
4 Rx Audio In
145
Table 2 Receive Path Operational Check
Pre-Process Audio
Audio Out (Rx)
Audio Out (Rx)
Audio Out (Rx)
564
1.54≤
V
OUT
≤2.2Vp-p
466
70 -100%
60%
466±
60%±
vary bits 28 – 35 for Volume
To establish a 100% level for this device inject a large amplitude audio signal into the Post Process
Audio Input, with the Limiter enabled.
Squelch Path – The Serial Data word below will produce the squelch element configuration shown in Figure 9.
bit 0 – X00XXXXX XXXXXX0X X010XXXX XXX0XXXX XXXX1110 1110110 – bit 46
0 = logic 0
1 = logic 1
X = not important to the example
Step Input
–
Level
(mV rms @ 25kHz)
Output – Level
Note
1 Rx Audio In
0
2 Rx Audio In
50.0
Table 3 Squelch Path Operational Check
Squelch Drive
Squelch Drive
logic “1”
logic “0”
No noise – “Noise Out” = VBIAS
Noise In – “Noise Out” decreases
13