CPC5610 Datasheet, PDF (4/18 Pages) Clare, Inc. – LITELINK™ II Silicon Data Access Arrangement (DAA) IC

CPC5610/CPC5611
Parameter
Minimum Typical Maximum Unit Conditions
Transmit Level
-
0
2.2
V_P-P Single-tone sine wave. Or 0 dBm into 600 Ω.
Receive Level
-
-
2.2
V_P-P Single-tone sine wave. Or 0 dBm into 600 Ω.
RX+/RX- Output Drive Current
-
-
0.5
mA Sink and source
TX+/TX- Input Impedance
60
90
120
kΩ
Isolation Characteristics
Isolation Voltage
1500
-
-
V_RMS Line side to host side
Surge Rise Time
2000
-
-
V/µS No damage via tip and ring
OH and CID Control Logic Inputs
Input Threshold Voltage
0.8
-
2.0
V
High Level Input Current
-120
-
0
µA V_IN≤V_DD
Low Level Input Current
-
-
-120
µA V_IN=GND
RING Output Logic Levels
Output High Voltage
V_DD -0.4
-
-
V I_OUT = -400 µA
Output Low Voltage
-
-
0.4
V
I_OUT = 1 mA
Specifications subject to change without notice. All performance characteristics based on the use of Clare, Inc. application circuits. Functional operation of the
device at conditions beyond those specified here is not implied. Specification conditions: V_DD = 5V, temperature = 25 °C, unless otherwise indicated.
4
www.clare.com
Rev. 9.0