CS4222 Datasheet, PDF (6/26 Pages) Cirrus Logic – 20-Bit Stereo Audio Codec with Volume Control

CS4222
SWITCHING CHARACTERISTICS - CONTROL PORT
(TA = 25°C; VD, VA = 5V±5%; Inputs: logic 0 = DGND, logic 1 = VD, CL = 30pF)
Parameter
Symbol Min
Max
I²C^® Mode (SPI/I²C = 1)
(Note 12)
SCL Clock Frequency
fscl
-
100
RST Rising Edge to Start
tirs
500
-
Bus Free Time Between Transmissions
tbuf
4.7
-
Start Condition Hold Time (prior to first clock pulse)
thdst
4.0
-
Clock Low Time
tlow
4.7
-
Clock High Time
thigh
4.0
-
Setup Time for Repeated Start Condition
t_sust
4.7
-
SDA Hold Time from SCL Falling
(Note 13)
t_hdd
0
-
SDA Setup Time to SCL Rising
tsud
250
-
Rise Time of Both SDA and SCL Lines
tr
-
1
Fall Time of Both SDA and SCL Lines
t_f
-
300
Setup Time for Stop Condition
tsusp
4.7
Notes: 12. Use of the I²C^® bus interface requires a license from Philips.
I²C^® is a registered trademark of Philips Semiconductors.
13. Data must be held for sufficient time to bridge the 300ns transition time of SCL.
Units
kHz
ns
µs
µs
µs
µs
µs
µs
ns
µs
ns
µs
RST
t _irs
Stop
Start
Repeated
Start
SDA
SCL
t _buf
t _hdst
t _high
t _hdst
tf
t _low t _hdd
t _sud
t _sust
tr
Stop
t _susp
6
DS236PP3