English
Language : 

EP9301 Datasheet, PDF (38/41 Pages) Cirrus Logic – Entry-level ARM9 System-on-chip Processor
EP9301
Entry Level ARM9 System-on-Chip Processor
.
Table Q. Pin Description
Pin Name
TCK
TDI
TDO
TMS
TRSTn
BOOT[1:0]
XTALI
XTALO
VDD_PLL
GND_PLL
RTCXTALI
RTCXTALO
WRn
RDn
WAITn
AD[25:0]
DA[15:0]
CSn[3:0]
CSn[7:6]
DQMn[1:0]
SDCLK
SDCLKEN
SDCSn[3:0]
RASn
CASn
SDWEn
ADC[4:0]
VDD_ADC
GND_ADC
USBp[2, 0]
USBm[2, 0]
TXD0
RXD0
CTSn
DSRn
DTRn
RTSn
TXD1
RXD1
MDC
MDIO
RXCLK
MIIRXD[3:0]
RXDVAL
RXERR
TXCLK
MIITXD[3:0]
Block
JTAG
JTAG
JTAG
JTAG
JTAG
System
PLL
PLL
PLL
PLL
RTC
RTC
EBUS
EBUS
EBUS
EBUS
EBUS
EBUS
EBUS
EBUS
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
ADC
ADC
ADC
USB
USB
UART1
UART1
UART1
UART1
UART1
UART1
UART2
UART2
EMAC
EMAC
EMAC
EMAC
EMAC
EMAC
EMAC
EMAC
Pad Pull
Type Type
Description
I
PD JTAG clock in
I
PD JTAG data in
4ma
JTAG data out
I
PD JTAG test mode select
I
PD JTAG reset
I
PD Boot mode select in
A
Main oscillator input
A
Main oscillator output
P
Main oscillator power, 1.8V
G
Main oscillator ground
A
RTC oscillator input
A
RTC oscillator output
4ma
SRAM Write strobe out
4ma
SRAM Read / OE strobe out
I
PU SRAM Wait in
8ma
Shared Address bus out
8ma PU Shared Data bus in/out
4ma PU Chip select out
4ma PU Chip select out
8ma
Shared data mask out
8ma
SDRAM clock out
8ma
SDRAM clock enable out
4ma
SDRAM chip selects out
8ma
SDRAM RAS out
8ma
SDRAM CAS out
8ma
SDRAM write enable out
A
External Analog Measurement Input
P
ADC power, 3.3V
G
ADC ground
A
USB positive signals
A
USB negative signals
4ma
Transmit out
I
PU Receive in
I
PU Clear to send / transmit enable
I
PU Data set ready / Data Carrier Detect
4ma
Data Terminal Ready output
4ma
Ready to send
4ma
Transmit / IrDA output
I
PU Receive / IrDA input
4ma
Management data clock
4ma PU Management data input/output
I
PD Receive clock in
I
PD Receive data in
I
PD Receive data valid
I
PD Receive data error
I
PU Transmit clock in
4ma PD Transmit data out
Table Q. Pin Description (Continued)
Pin Name
Block
Pad Pull
Type Type
Description
TXEN
EMAC 4ma PD Transmit enable
TXERR
EMAC 4ma PD Transmit error
CRS
EMAC
I
PD Carrier sense
CLD
EMAC
I
PU Collision detect
GRLED
LED
12ma
Green LED
RDLED
LED
12ma
Red LED
EECLK
EEPROM 4ma PU EEPROM / Two-wire Interface clock
EEDAT
EEPROM 4ma PU EEPROM / Two-wire Interface data
ABITCLK
AC97
8ma PD AC97 bit clock
ASYNC
AC97
8ma PD AC97 frame sync
ASDI
AC97
I
PD AC97 Primary input
ASDO
AC97
8ma PU AC97 output
ARSTn
AC97
8ma
AC97 reset
SCLK1
SPI1 I/O, 8ma PD SPI bit clock
SFRM1
SPI1 I/O, 8ma PD SPI Frame Clock
SSPRX1
SPI1
I
PD SPI input
SSPTX1
SPI1
8ma
SPI output
INT[3], INT[1:0] INT
I
PD External interrupts
PRSTn
Syscon
I
PU Power on reset
RSTOn
Syscon 4ma
User Reset in out - open drain
EGPIO[15:0]
GPIO I/O, 4ma PU Enhanced GPIO
FGPIO[3:1]
GPIO I/O, 8ma PU GPIO on Port F
HGPIO[5:2]
GPIO I/O, 8ma PU GPIO on Port H
CGPIO[0]
GPIO I/O, 8ma PU GPIO on Port C
CVDD
Power
P
Digital power, 1.8V
RVDD
Power
P
Digital power, 3.3V
CGND
Ground
G
Digital ground
RGND
Ground
G
Digital ground
38
©Copyright 2005 Cirrus Logic (All Rights Reserved)
DS636PP5