English
Language : 

CS42518_05 Datasheet, PDF (36/91 Pages) Cirrus Logic – 110 dB, 192 kHz 8-Ch Codec with S/PDIF Receiver
CS42518
4.6.4.4 OLM Config #4
This configuration will support up to 8 channels of DAC data 6 channels of ADC data and no channels of
S/PDIF received data. OLM Config #4 will handle up to 20-bit ADC samples at an Fs of 48 kHz and 24-bit
DAC samples at an Fs of 48 kHz. Since the ADC’s data stream is configured to use the SAI_SDOUT output
and the internal and external ADCs are clocked from the SAI_SP, the sample rate for the CODEC Serial
Port can be different from the sample rate of the Serial Audio Interface serial port.
Register / Bit Settings
Functional Mode Register (addr = 03h)
Set CODEC_FMx = 00,01,10
Set SAI_FMx = 00,01,10
Set ADC_SP SELx = 10
Interface Format Register (addr = 04h)
Set DIFx bits to proper serial format
Set ADC_OLx bits = 00,01
Set DAC_OLx bits = 00,01,10
Misc. Control Register (addr = 05h)
Set CODEC_SP M/S = 1
Set SAI_SP M/S = 0 or 1
Set EXT ADC SCLK = 0
Description
CX_LRCK can run at SSM, DSM, or QSM independent of SAI_LRCK
SAI_LRCK can run at SSM, DSM, or QSM independent of CX_LRCK
Configure ADC data to use SAI_SDOUT and SAI_SP Clocks. S/PDIF data
is not supported in this configuration
Select the digital interface format when not in one line mode
Select ADC operating mode, see table below for valid combinations
Select DAC operating mode, see table below for valid combinations
Set DAC Serial Port to master mode.
Set ADC Serial Port to master mode or slave mode.
Identify external ADC clock source as SAI Serial Port.
CX_SDOUT= not used
SAI_SDOUT=ADC Data
Not One Line Mode
CX_SCLK=64 Fs
Not One- CX_LRCK=SSM/DSM/QSM
Line Mode SAI_SCLK=64 Fs
SAI_LRCK=SSM/DSM/QSM
ADC Mode
One-Line
Mode #1
CX_SCLK=64 Fs
CX_LRCK=SSM/DSM/QSM
SAI_SCLK=128 Fs
SAI_LRCK=SSM
One-Line
Mode #2
not valid
DAC Mode
One Line Mode #1
CX_SCLK=128 Fs
CX_LRCK=SSM/DSM
SAI_SCLK=64 Fs
SAI_LRCK=SSM/DSM/QSM
CX_SCLK=128 Fs
CX_LRCK=SSM/DSM
SAI_SCLK=128 Fs
SAI_LRCK=SSM
not valid
One Line Mode #2
CX_SCLK=256 Fs
CX_LRCK=SSM
SAI_SCLK=64 Fs
SAI_LRCK=SSM/DSM/QSM
CX_SCLK=256 Fs
CX_LRCK=SSM
SAI_SCLK=128 Fs
SAI_LRCK=SSM
not valid
LRCK
SCLK
MCLK
SDOUT1
SDOUT2
CS5361
CS5361
RMCK
ADCIN1
ADCIN2
MCLK
SAI_SCLK
SAI_LRCK
SAI_SDOUT
CX_SCLK
CX_LRCK
CX_SDOUT
64Fs,128Fs
ADC Data
64Fs,128Fs,256Fs
SCLK_PORT1
LRCK_PORT1
SDIN_PORT1
SCLK_PORT2
LRCK_PORT2
SDIN_PORT2
CX_SDIN1
CX_SDIN2
CX_SDIN3
CX_SDIN4
SCLK_PORT3
LRCK_PORT3
SDOUT1_PORT3
SDOUT2_PORT3
SDOUT3_PORT3
SDOUT4_PORT3
CS42518
DIGITAL AUDIO
PROCESSOR
Figure 19. OLM Configuration #4
36
DS584F1