CS42416 Datasheet, PDF(22/67 Page) Cirrus Logic – 110 dB, 192kHz 6-Ch CODEC WITH PLL

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

CS42416 Datasheet, PDF (22/67 Pages) Cirrus Logic – 110 dB, 192kHz 6-Ch CODEC WITH PLL

◁

CS42416

3.5.4 One Line Mode(OLM) Configurations

3.5.4.1 OLM Config #1

One Line Mode Configuration #1 can support up to 6 channels of DAC data, and 6 channels of ADC data.

This is the only configuration which will support up to 24-bit samples at a sampling frequency of 48 kHz

on all channels for both the DAC and ADC.

Functional Mode Register (addr = 03h)

Set DAC_FMx = ADC_FMx = 00,01,10

Set ADC_CLK_SEL = 0

Interface Format Register (addr = 04h)

Set DIFx bits to proper serial format

Set ADC_OLx bits = 00,01,10

Set DAC_OLx bits = 00,01,10

Misc. Control Register (addr = 05h)

Set DAC_SP M/S = 1

Set ADC_SP M/S = 1

Set EXT ADC SCLK = 0

Description

DAC_LRCK must equal ADC_LRCK; sample rate conversion not supported

Configure ADC_SDOUT to be clocked from the DAC_SP clocks.

Select the digital interface format when not in one line mode

Select ADC operating mode, see table below for valid combinations

Select DAC operating mode, see table below for valid combinations

Configure DAC Serial Port to master mode.

Configure ADC Serial Port to master mode.

Identify external ADC clock source as ADC Serial Port.

ADC Mode

DAC Mode

Not One Line Mode

One Line Mode #1

Not One

Line Mode

DAC_SCLK=64Fs

DAC_LRCK=SSM/DSM/QSM

DAC_SCLK=128Fs

DAC_LRCK=SSM/DSM

ADC_SCLK=64Fs

ADC_LRCK=DAC_LRCK

One Line

Mode #1

DAC_SCLK=128Fs

DAC_LRCK=SSM/DSM

ADC_SCLK=64Fs

ADC_LRCK=DAC_LRCK

DAC_SCLK=128Fs

DAC_LRCK=SSM/DSM

ADC_SCLK=64Fs

ADC_LRCK=DAC_LRCK

One Line

Mode #2

DAC_SCLK=256Fs

DAC_LRCK=SSM

ADC_SCLK=64Fs

ADC_LRCK=DAC_LRCK

not valid

One Line Mode #2

not valid

DAC_SCLK=256Fs

DAC_LRCK=SSM

ADC_SCLK=64Fs

ADC_LRCK=DAC_LRCK

LRCK

SCLK

M CLK

SDOUT1

SDOUT2

CS5361

MCLK

RMCK

ADCIN1

ADCIN2

64Fs

ADC_SCLK

ADC_LRCK

D AC _S CL K

DAC_LRCK

ADC_SDOUT

64Fs,128Fs, 256Fs

ADC Data

SC LK _PO R T 1

L RC K_ PO R T1

SDIN_PORT1

DAC_SDIN1

DAC_SDIN2

DAC_SDIN3

SC LK _PO R T 2

L RC K_ PO R T2

SDOUT1_PORT2

SDOUT2_PORT2

SDOUT3_PORT2

CS42416

DIGITAL AUDIO

PROCESSOR

Figure 13. OLM Configuration #1

▷