English
Language : 

CS1601 Datasheet, PDF (10/16 Pages) Cirrus Logic – Digital PFC Controller for Electronic Ballasts
CS1601
5.2 Startup vs. Normal Operation Mode
The CS1601 has two discrete operation modes: startup and
normal. Startup mode will be activated when Vlink is less than
90% of nominal value, VO(startup) and remains active until Vlink
reaches 100% of nominal value, as shown in Figure 15.
Startup mode is activated during initial system power-up. Any
Vlink drop to less than VO(startup), such as a load change, can
cause the system to enter startup mode until Vlink is brought
back into regulation.
Vlink
[V]
100%
90%
Normal
Mode
Normal
Mode
t [ms]
Figure 15. Startup and Normal Modes
Startup mode is defined as a surge of current delivering
maximum power to the output regardless of the load. During
every active switch cycle, the 'ON' time is calculated to drive a
constant peak current over the entire line cycle. However, the
'OFF' time is calculated based on the DCM/CCM boundary
equation.
5.3 Burst Mode
Burst mode is utilized to improve system efficiency when the
system output power (Po) is <5% of nominal. Burst mode is
implemented by intermittently disabling the PFC over a full
half-line period under light-load conditions, as shown in
Figure 16.
Po
[W]
Burst Threshold
Burst Mode
Active
t [ms]
Vin
[V]
Vin
PFC
Disable
FET
Vgs
Figure 16. Burst Modes
t [ms]
5.4 Output Power and PFC Boost Inductor
In normal operating mode, the nominal output power is
estimated by the following equation.
Po =     Vinmin2  V---2--l-i--n--k---f-–m-----a--V-x---i--n----L-m---B-i-n------V-----l-i-n--2-k----
[Eq.1]
where:
Po
rated output power of the system

efficiency of the boost converter (estimated as 100%
by the PFC algorithm)
Vin(min)
minimum RMS line voltage measured after the
rectifier and EMI filter. Vin(min) is equal to 90Vrms or
108 Vrms depending on the AC Line Voltage
operating range.
Vlink nominal PFC output voltage; Vlink = 400V when
Vin(min) = 90 Vrms or Vlink = 460 V when
Vin(min) = 108Vrms
fmax maximum switching frequency; for the CS1601
fmax = 70kHz and the CS1601H fmax = 100kHz
LB
boost inductor specified by rated power requirement
 margin factor to guarantee rated output power (Po)
against boost inductor tolerances.
Equation 1 is provided for explanation purposes only. Using
substituted required design values for Vlink and fmax gives the
following equation:
Po =     108V2  2----4----6--7-0--0--V--k---–H-----z--1----0---8-L---V-B--------4----6-2--0----V--
[Eq.2]
Changing the value for the Vlink voltage is not recommended.
Solving Equation 2 for the PFC boost inductor LB gives the
following equation:
LB =     108V2  2-----4---6--7-0--0--V--k---–H-----z--1----0---8P---o-V----------4---6-2--0----V--
[Eq.3]
If a value of the boost inductor other than that obtained from
Equation 3 above is used, the total output power capability as
well as the minimum input voltage threshold will differ
according to Equation 2. Note that if the input voltage drops
below 108 Vrms and the inductance value is < LB, the link
voltage Vlink will drop below 460V and fall out of regulation.
L < LB 
L = LB
L > LB
108
305
VAC(rms )
Figure 17. Relative Effects of Varying Boost Inductance
10
DS931PP6