CAT25C03_05 Datasheet, PDF (6/12 Pages) Catalyst Semiconductor – 1K/2K/4K/8K/16K SPI Serial CMOS EEPROM

CAT25C11/03/05/09/17
operation to the status register. The WP pin function is 03/05/09/17 is busy with a write operation. When set to
blocked when the WPEN bit is set to 0. Figure 10 illustrates
the WP timing sequence during a write operation.
1 a write cycle is in progress and when set to 0 the device
indicates it is ready. This bit is read only the WEL (Write
HOLD: Hold
Enable) bit indicates the status of the write enable latch.
When set to 1, the device is in a Write Enable state and
HOLD is the HOLD pin. The HOLD pin is used to pause
transmission to the CAT25C11/03/05/09/17 while in the
when set to 0 the device is in a Write Disable state. The
WEL bit can only be set by the WREN instruction and can
middle of a serial sequence without having to re-transmit ^{be reset by the WRDI instruction.}
entire sequence at a later time. To pause, HOLD must be
brought low while SCK is low. The SO pin is in a high
The BP0, BP1 and BP2 bits indicate which part of the
impedance state during the time the part is paused, and
transitions on the SI pins will be ignored. To resume
communication, HOLD is brought high, while SCK is low.
HOLD should be held high any time this function is not
ts ^{being used. HOLD may be tied high directly to VCC or tied}
to VCC through a resistor. Figure 9 illustrates hold timing
sequence.
ar STATUS REGISTER
The Status Register indicates the status of the device.
P _{The RDY (Ready) bit indicates whether the CAT25C11/}
memory array is currently protected. These bits are set
by the user issuing the WRSR instruction. The user is
allowed to protect from one page to as much as half the
entire array. Once the three protection bits are set the
associated memory can be read but not written until the
protection bits are reset. These bits are non volatile.
The WPEN (Write Protect Enable) is an enable b it for the
WP pin. The WP pin and WPEN bit in the status register
control the programmable hardware write protect fea-
ture. Hardware write protection is enabled when WP is
low and WPEN bit is set to high. The user cannot write
to the status register, (including the block protect bits
d ^{Figure 2. WREN Instruction Timing}
e CS
u _SK
tin ^SI
0 0 0 0 0 1 10
n _SO
Note: Dashed Line= mode (1, 1) – – – –
o _{Figure 3. WRDI Instruction Timing}
HIGH IMPEDANCE
Disc ^CS
SK
SI
SO
Note: Dashed Line= mode (1, 1) – – – –
Doc. No. 1017, Rev. L
0 0 0 0 0 1 00
HIGH IMPEDANCE
6
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice