English
Language : 

CAT28C512_04 Datasheet, PDF (3/12 Pages) Catalyst Semiconductor – 512K-Bit CMOS PARALLEL EEPROM
CAT28C512/513
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ................. –55°C to +125°C
Storage Temperature ....................... –65°C to +150°C
Voltage on Any Pin with
Respect to Ground(2) ........... –2.0V to +VCC + 2.0V
VCC with Respect to Ground ............... –2.0V to +7.0V
Package Power Dissipation
Capability (Ta = 25°C) ................................... 1.0W
Lead Soldering Temperature (10 secs) ............ 300°C
Output Short Circuit Current(3) ........................ 100 mA
*COMMENT
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation
of the device at these or any other conditions outside of
those listed in the operational sections of this specifica-
tion is not implied. Exposure to any absolute maximum
rating for extended periods may affect device perfor-
mance and reliability.
RELIABILITY CHARACTERISTICS
Symbol
NEND(1)
TDR(1)
VZAP(1)
ILTH(1)(4)
Parameter
Endurance
Data Retention
ESD Susceptibility
Latch-Up
Min
100,000
100
2000
100
Max.
Units
Cycles/Byte
Years
Volts
mA
Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
D.C. OPERATING CHARACTERISTICS
VCC = 5V ±10%, unless otherwise specified.
Limits
Symbol
ICC
Parameter
VCC Current (Operating, TTL)
Min Typ
Max.
50
Units
mA
Test Conditions
CE = OE = VIL, f=6MHz
All I/O’s Open
ICCC(5)
VCC Current (Operating, CMOS)
25
mA CE = OE = VILC, f=6MHz
All I/O’s Open
ISB
ISBC(6)
VCC Current (Standby, TTL)
VCC Current (Standby, CMOS)
3
mA CE = VIH, All I/O’s Open
200
µA CE = VIHC,
All I/O’s Open
ILI
Input Leakage Current
-10
10
µA VIN = GND to VCC
ILO
Output Leakage Current
-10
10
µA VOUT = GND to VCC,
CE = VIH
VIH(6)
High Level Input Voltage
2
VCC +0.3 V
VIL(5)
Low Level Input Voltage
-1
0.8
V
VOH
High Level Output Voltage
2.4
V IOH = –400µA
VOL
Low Level Output Voltage
0.4
V IOL = 2.1mA
VWI
Write Inhibit Voltage
3.5
V
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC
voltage on output pins is VCC +0.5V, which may overshoot to VCC +2.0V for periods of less than 20 ns.
(3) Output shorted for no more than one second. No more than one output shorted at a time.
(4) Latch-up protection is provided for stresses up to 100mA on address and data pins from –1V to VCC +1V.
(5) VILC = –0.3V to +0.3V.
(6) VIHC = VCC –0.3V to VCC +0.3V.
3
Doc. No. 1007, Rev . E