English
Language : 

AT91SAM7S128C-AU-999 Datasheet, PDF (757/775 Pages) ATMEL Corporation – ARM-based Flash MCU
Version
6175H
Comments
Overview:
“Features” on page 1 (and all of datasheet) Added AT91SAM7S16/161 to product family.
See: Table 1-1, “Configuration Summary,” on page 3
Section 8.6 “SAM7S161/16” on page 19.
Section 9.5 ”Debug Unit” Chip ID updated.
Section 6. ”I/O Lines Considerations”, JTAG Port Pin, Test Pin, Erase Pin, updated.
ADC: Section 36.6.2 ”ADC Mode Register”, STARTUP and PRESCAL bitfields updated (width expanded).
AIC: Section 23.8.15 ”AIC Spurious Interrupt Vector Register”, bitfield typo corrected
Debug and Test:
Table 12-2, “SAM7S Series Debug Unit Chip ID,” on page 51, updated.
Table 12.5.5, “ID Code Register,” on page 56, updated.
EFC: Section 19.3.3 ”MC Flash Status Register” GPNVM2 removed from bit field 10.
FFPI:
Table 20-6, Table 20-7 plus Table 20-8, Table plus Table 20-17, Table 20-18 and Table 20-20 updated
Global update to terms listed below: ≥
Change
Request
Ref.
rfo
4325
5063
4749
4325/rfo
4464
4410
3933
Fuse →GPNVM
SFB →SGPB
CFB →CGPB
GFB →GGPB
4744
Section 20.2.5.6 on page 133 &Section 20.3.4.6 on page 141, security bit restraint on access to FFPI explained
PIO:
Section 27.4.5 ”Synchronous Data Output”, typo fixed on PIO_OWSR
PIO User Interface, Table 27-2, “Register Mapping” updates to footnotes, PIO_PSR, PIO_ODSR, PIO_PDSR
3289
3974
PMC: Figure 24-2 ”Typical Crystal Connection” updated
3861
SPI: Section 28.6.4 ”SPI Slave Mode”, Corrected information on OVRES (SPI_SR) and data read in SPI_RDR. 3943
SSC: “SSC Receive Clock Mode Register” on page 426, typo corrected in STTDLY bit field.
4478
TC: Section 33.6 ”Timer Counter (TC) User Interface”, register mapping consolidated in Table 33-4 on page
463 and register offsets indexed. Section 33.6.3 on page 466 to Section 33.6.13 on page 480, register names
updated with indexed offset.
4583
Section 33.6.4 ”TC Channel Mode Register: Capture Mode”, bit field 15 and WAVE bit field description updated.
TWI:
Section 29. ”Two-wire Interface (TWI) SAM7S512/256/128/64/321/32”, section has been updated.
Important changes to this datasheet include a clarification of Atmel TWI compatibility with I2C Standard.
Section 30. ”Two Wire Interface (TWI) SAM7S161/16”, section added specific to the TWI implementation on the
AT91SAM7S16/161 devices.
4247
rfo
PWM:
Section 34.6 ”Pulse Width Modulation Controller (PWM) User Interface”, in the Offset column in Table 34-2,
“Register Mapping”, the PWM channel-dependent registers are indexed. See also, PWM Channel registers
from: Section 34.6.10 on page 497 to Section 34.6.13 on page 499.
4486
SAM7S Series [DATASHEET]
6175M–ATARM–26-Oct-12
757