ATMEGA324P_14 Datasheet, PDF (61/377 Pages) ATMEL Corporation – Nonvolatile Program and Data Memories

7674F–AVR–09/09
ATmega164P/324P/644P
Table 10-1. Reset and Interrupt Vectors (Continued)
Vector Program
No.
Address⁽²⁾ Source
Interrupt Definition
28 $0036
SPM_READY
Store Program Memory Ready
29 $0038
USART1_RX
USART1 Rx Complete
30 $003A
USART1_UDRE
USART1 Data Register Empty
31 $003C
USART1_TX
USART1 Tx Complete
Notes:
1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at
reset, see “Memory Programming” on page 296.
2. When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot
Flash Section. The address of each Interrupt Vector will then be the address in this table
added to the start address of the Boot Flash Section.
Table 10-2 shows reset and Interrupt Vectors placement for the various combinations of
BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt
Vectors are not used, and regular program code can be placed at these locations. This is also
the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the
Boot section or vice versa.
Table 10-2. Reset and Interrupt Vectors Placement⁽¹⁾
BOOTRST
IVSEL Reset Address
Interrupt Vectors Start Address
1
0
0x0000
0x0002
1
1
0x0000
Boot Reset Address + 0x0002
0
0
Boot Reset Address
0x0002
0
1
Boot Reset Address
Boot Reset Address + 0x0002
Note: 1. The Boot Reset Address is shown in Table 24-7 on page 291. For the BOOTRST Fuse “1”
means unprogrammed while “0” means programmed.
The most typical and general program setup for the Reset and Interrupt Vector Addresses in
ATmega164P/324P/644P is:
Address
0x0000
0x0002
0x0004
0x0006
0x0008
0x000A
0x000C
0x000E
0x0010
0x0012
0x0014
0x0016
0x0018
0x001A
0x001C
0x001E
0x0020
Labels
Code
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
jmp
RESET
INT0
INT1
INT2
PCINT0
PCINT1
PCINT2
PCINT3
WDT
TIM2_COMPA
TIM2_COMPB
TIM2_OVF
TIM1_CAPT
TIM1_COMPA
TIM1_COMPB
TIM1_OVF
TIM0_COMPA
Comments
; Reset
; IRQ0
; IRQ1
; IRQ2
; PCINT0
; PCINT1
; PCINT2
; PCINT3
; Watchdog Timeout
; Timer2 CompareA
; Timer2 CompareB
; Timer2 Overflow
; Timer1 Capture
; Timer1 CompareA
; Timer1 CompareB
; Timer1 Overflow
; Timer0 CompareA
61