AT32UC3A0512_1 Datasheet, PDF (576/826 Pages) ATMEL Corporation – AVR32 32-Bit Microcontroller

AT32UC3A
For OUT endpoints, it indicates the number of banks filled by OUT transactions from the host. When all banks are busy,
this triggers an EPXINT interrupt if NBUSYBKE = 1.
Note that when the FIFOCON bit is cleared (by setting the FIFOCONC bit) to validate a new bank, this field is updated 2 or
3 clock cycles later to calculate the address of the next bank.
An EPXINT interrupt is triggered if :
- for IN endpoint, NBUSYBKE=1 and all the banks are free.
- for OUT endpoint, NBUSYBKE=1 and all the banks are busy.
• CURRBK: Current Bank
For non-control endpoints, set by hardware to indicate the current bank:
CURRBK
0
0
0
1
1
0
1
1
Current Bank
Bank0
Bank1
Bank2
Reserved
Note that this field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll this field as an
interrupt flag.
• RWALL: Read/Write Allowed
For IN endpoints, set by hardware when the current bank is not full, i.e. the software can write further data into the FIFO.
For OUT endpoints, set by hardware when the current bank is not empty, i.e. the software can read further data from the
FIFO.
Never set if STALLRQ = 1 or in case of error.
Cleared by hardware otherwise.
This bit shall not be used for control endpoints.
• CTRLDIR: Control Direction
Set by hardware after a SETUP packet to indicate the direction of the following packet:
CTRLDIR
0
1
Control Direction
OUT
IN
Can not be set or cleared by software.
• CFGOK: Configuration OK Status
This bit is updated when the ALLOC bit is set.
Set by hardware if the endpoint X number of banks (EPBK) and size (EPSIZE) are correct compared to the maximal
allowed number of banks and size for this endpoint and to the maximal FIFO size (i.e. the DPRAM size).
If this bit is cleared by hardware, the user should reprogram the UECFGX register with correct EPBK and EPSIZE values.
• BYCT: Byte Count
Set by the hardware to indicate the byte count of the FIFO.
32058H–AVR32–03/09
576