 English |
|
|
|
|
|
|
|
| SAM7S64_14 Datasheet, PDF (175/775 Pages) ATMEL Corporation – Internal High-speed Flash | |||
| |||
| ◁ |
23.8 Advanced Interrupt Controller (AIC) User Interface
23.8.1 Base Address
The AIC is mapped at the address 0xFFFF F000. It has a total 4-Kbyte addressing space. This permits the vectoring fea-
ture, as the PC-relative load/store instructions of the ARM processor support only an ± 4-Kbyte offset.
Table 23-2. Register Mapping
Offset
Register
Name
Access
Reset
0000
Source Mode Register 0
AIC_SMR0
Read/Write
0x0
0x04
Source Mode Register 1
AIC_SMR1
Read/Write
0x0
---
---
---
---
---
0x7C
Source Mode Register 31
AIC_SMR31
Read/Write
0x0
0x80
Source Vector Register 0
AIC_SVR0
Read/Write
0x0
0x84
Source Vector Register 1
AIC_SVR1
Read/Write
0x0
---
---
---
---
---
0xFC
Source Vector Register 31
AIC_SVR31
Read/Write
0x0
0x100
Interrupt Vector Register
AIC_IVR
Read-only
0x0
0x104
FIQ Interrupt Vector Register
AIC_FVR
Read-only
0x0
0x108
0x10C
0x110
Interrupt Status Register
Interrupt Pending Register(2)
Interrupt Mask Register(2)
AIC_ISR
AIC_IPR
AIC_IMR
Read-only
Read-only
Read-only
0x0
0x0(1)
0x0
0x114
Core Interrupt Status Register
AIC_CISR
Read-only
0x0
0x118
Reserved
---
---
---
0x11C
Reserved
---
---
---
0x120
Interrupt Enable Command Register(2)
AIC_IECR
Write-only
---
0x124
Interrupt Disable Command Register(2)
AIC_IDCR
Write-only
---
0x128
Interrupt Clear Command Register(2)
AIC_ICCR
Write-only
---
0x12C
Interrupt Set Command Register(2)
AIC_ISCR
Write-only
---
0x130
End of Interrupt Command Register
AIC_EOICR
Write-only
---
0x134
Spurious Interrupt Vector Register
AIC_SPU
Read/Write
0x0
0x138
Debug Control Register
AIC_DCR
Read/Write
0x0
0x13C
Reserved
---
---
---
0x140
Fast Forcing Enable Register(2)
AIC_FFER
Write-only
---
0x144
Fast Forcing Disable Register(2)
AIC_FFDR
Write-only
---
0x148
Fast Forcing Status Register(2)
AIC_FFSR
Read-only
0x0
Notes: 1. The reset value of this register depends on the level of the external interrupt source. All other sources are cleared at reset,
thus not pending.
2. PID2...PID31 bit fields refer to the identifiers as defined in the Peripheral Identifiers Section of the product datasheet.
23.8.2 AIC Source Mode Register
Register Name:
AIC_SMR0..AIC_SMR31
SAM7S Series [DATASHEET]
6175MâATARMâ26-Oct-12
175
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese