ATMEGA88PA_14 Datasheet, PDF (121/326 Pages) ATMEL Corporation – ATMEL 8-BIT MICROCONTROLLER

16.11.8 TIMSK1 – Timer/Counter1 Interrupt Mask Register
Bit
7
(0x6F)
–
Read/Write
R
Initial Value
0
6
5
4
–
ICIE1
–
R
R/W
R
0
0
0
3
2
1
0
–
OCIE1B OCIE1A TOIE1 TIMSK1
R
R/W
R/W
R/W
0
0
0
0
• Bit 7, 6 – Reserved
These bits are unused bits in the Atmel^® ATmega48PA/88PA/168PA, and will always read as zero.
• Bit 5 – ICIE1: Timer/Counter1, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1
input capture interrupt is enabled. The corresponding interrupt vector (See Section 12. “Interrupts” on page 50) is executed
when the ICF1 flag, located in TIFR1, is set.
• Bit 4, 3 – Reserved
These bits are unused bits in the Atmel ATmega48PA/88PA/168PA, and will always read as zero.
• Bit 2 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1
output compare B match interrupt is enabled. The corresponding interrupt vector (See Section 12. “Interrupts” on page 50) is
executed when the OCF1B flag, located in TIFR1, is set.
• Bit 1 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1
output compare A match interrupt is enabled. The corresponding interrupt vector (See Section 12. “Interrupts” on page 50) is
executed when the OCF1A flag, located in TIFR1, is set.
• Bit 0 – TOIE1: Timer/Counter1, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1
overflow interrupt is enabled. The corresponding interrupt vector (See Section 12. “Interrupts” on page 50) is executed when
the TOV1 flag, located in TIFR1, is set.
16.11.9 TIFR1 – Timer/Counter1 Interrupt Flag Register
Bit
7
0x16 (0x36)
–
Read/Write
R
Initial Value
0
6
5
4
–
ICF1
–
R
R/W
R
0
0
0
3
2
1
0
–
OCF1B OCF1A TOV1
TIFR1
R
R/W
R/W
R/W
0
0
0
0
• Bit 7, 6 – Reserved
These bits are unused bits in the Atmel ATmega48PA/88PA/168PA, and will always read as zero.
• Bit 5 – ICF1: Timer/Counter1, Input Capture Flag
This flag is set when a capture event occurs on the ICP1 pin. When the input capture register (ICR1) is set by the WGM13:0
to be used as the TOP value, the ICF1 flag is set when the counter reaches the TOP value.
ICF1 is automatically cleared when the input capture interrupt vector is executed. Alternatively, ICF1 can be cleared by
writing a logic one to its bit location.
• Bit 4, 3 – Reserved
These bits are unused bits in the Atmel ATmega48PA/88PA/168PA, and will always read as zero.
ATmega48PA/88PA/168PA [DATASHEET] 121
9223F–AVR–04/14