A82DL32X4T Datasheet, PDF (32/60 Pages) AMIC Technology – Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL32x4T(U) 32 Megabit (4Mx8 Bit/2Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash

RY/BY : Ready/Busy
The RY/ BY is a dedicated, open-drain output pin that
indicates whether an Embedded algorithm is in progress or
complete. The RY/BY status is valid after the rising edge of
the final WE pulse in the command sequence. Since RY/ BY
is an open-drain output, several RY/ BY pins can be tied
together in parallel with a pull-up resistor to VCC_F.
If the output is low (Busy), the device is actively erasing or
programming. (This includes programming in the Erase
Suspend mode.) If the output is high (Ready), the device is
ready to read array data (including during the Erase Suspend
mode), or is in the standby mode.
Table 13 shows the outputs for RY/ BY .
I/O6: Toggle Bit I
Toggle Bit I on I/O6 indicates whether an Embedded Program
or Erase algorithm is in progress or complete, or whether the
device has entered the Erase Suspend mode. Toggle Bit I
may be read at any address, and is valid after the rising edge
of the final WE pulse in the command sequence (prior to the
program or erase operation), and during the sector erase
time-out.
During an Embedded Program or Erase algorithm operation,
successive read cycles to any address cause I/O6 to toggle.
The system may use either OE or CE_F to control the read
cycles. When the operation is complete, I/O6 stops toggling.
After an erase command sequence is written, if all sectors
selected for erasing are protected, I/O6 toggles for
approximately 100µs, then returns to reading array data. If not
all selected sectors are protected, the Embedded Erase
algorithm erases the unprotected sectors, and ignores the
selected sectors that are protected.
The system can use I/O6 and I/O2 together to determine
whether a sector is actively erasing or is erase-suspended.
When the device is actively erasing (that is, the Embedded
Erase algorithm is in progress), I/O6 toggles. When the device
enters the Erase Suspend mode, I/O6 stops toggling.
However, the system must also use I/O2 to determine which
sectors are erasing or erase-suspended. Alternatively, the
system can use I/O7 (see the subsection on " I/O7: Data
Polling").
If a program address falls within a protected sector, I/O6
toggles for approximately 1µs after the program command
sequence is written, then returns to reading array data.
I/O6 also toggles during the erase-suspend-program mode,
and stops toggling once the Embedded Program algorithm is
complete.
Table 13 shows the outputs for Toggle Bit I on I/O6. Figure 6
shows the toggle bit algorithm. Figure 20 in the “AC
Characteristics” section shows the toggle bit timing diagrams.
Figure 23 shows the differences between I/O2 and I/O6 in
graphical form. See also the subsection on I/O2: Toggle Bit II.
A82DL32x4T(U) Series
START
Read I/O7-I/O0
Read I/O7-I/O0 _{(Note 1)}
Toggle Bit
No
= Toggle ?
Yes
No
I/O5 = 1?
Yes
Read I/O7 - I/O0
Twice
(Notes 1,2)
Toggle Bit
No
= Toggle ?
Yes
Program/Erase
Operation Not
Commplete, Write
Reset Command
Program/Erase
Operation Complete
Note:
The system should recheck the toggle bit even if I/O5=”1"
because the toggle bit may stop toggling as I/O5 changes to
“1”. See the subsections on I/O6 and I/O2 for more information.
Figure 6. Toggle Bit Algorithm
PRELIMINARY (August, 2005, Version 0.0)
31
AMIC Technology, Corp.