English
Language : 

AMIS-720649 Datasheet, PDF (7/10 Pages) AMI SEMICONDUCTOR – Contact Image Sensor
AMIS-720649: Contact Image Sensor
Data Sheet
8.0 Absolute Maximum Ratings
Table 4 lists the absolute maximum ratings.
Table 4: Absolute Maximum Ratings
Parameter
Max.
Power supply voltage (Vdd)
Clock input voltage high leve l(1)
Clock input voltage low level (1)
10
Vdd + 0.5
-0.5
Operating temperature
-10 to +50
Operating humidity
+10 to +85
Storage temperature
-25 to +75
Storage humidity
+10 to +90
Notes:
1. Applies to all clocks; GBST, SIC, SI, and CLK.
Units
V
V
V
°C
RH%
°C
RH%
9.0 Timing Requirements
The timing requirements and their symbols are listed in Table 5 and its accompanying timing diagrams are shown in Figure 4 and
Figure 5.
Table 5: Timing Requirements
Parameter
Symbol
Min.
Typ.
Max.
Units
Clock (CLK) period
CLKp
400
500
2000
ns
Clock (CLK) pulse width
CLKpw
375
ns
Clock (CLK) duty cycle
Data setup time (1)
Data hold time (1)
Clock (CLK) rise time (2)
Clock (CLK) fall time (2)
End of scan rise time (2)
End of scan fall time (2)
Global start rise time (3)
Global start fall time (3)
Pixel rise time (4,5)
Pixel fall time (4,5)
Tset
Thold
CLKrt
CLKft
SOrt
SOft
GBSTrt
GBSTft
Prt
Pft
75
%
20
ns
25
ns
70
ns
70
ns
50
ns
50
ns
70
ns
70
ns
115
ns
75
ns
Notes:
1. The shift register will load on all falling CLK edges, so setup and hold times (Tset, Thold) are needed to prevent the loading of multiple start pulses. This would
occur if the GBST remains high during two fallings edges of the CLK signal.
2. SI starts the register scanning and the first active pixel is read out on the 30th clock cycle of the CLK signal. However, when multiple sensors are sequentially
scanned, as in CIS modules, the SO from the predecessor sensor becomes the SI to the subsequent sensor, hence the SI clock = the SO clock.
3. As discussed under the third unique feature, the GBST starts the initialization process and preprocesses all sensors simultaneously in the first 29 clock cycles (29
pixels) before the first pixel is scanned onto the video line from the first sensor.
4. The transition between pixels does not always reach the dark offset level as shown in Figure 4 (Vout). Figure 4 shows the transition doing so for illustration
purposes; however a stable pixel sampling point does exist for every pixel.
5. The pixel rise time is defined as the time from when the CLK’s rising edge has reached 50 percent of its maximum amplitude to the point when a pixel has reached
90 percent of its maximum amplitude. The pixel fall time is defined as the time from when a pixel’s charge begins to decrease from its maximum amplitude to
within 10 percent of the lowest point before the next pixel begins to rise.
AMI Semiconductor – Dec. 05, M-20488-001
7
www.amis.com