EPM7128SQC160-10 Datasheet, PDF (47/66 Pages) Altera Corporation – Programmable Logic Device Family

MAX 7000 Programmable Logic Device Family Data Sheet
Table 33. EPM7160S External Timing Parameters (Part 2 of 2) Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-6
-7
-10
-15
Min Max Min Max Min Max Min Max
t_ACNT
f_ACNT
f_MAX
Minimum array clock period
Maximum internal array clock (4)
frequency
Maximum clock frequency
(5)
6.7
8.2
10.0
13.0 ns
149.3
122.0
100.0
76.9
MHz
166.7
166.7
125.0
100.0
MHz
Table 34. EPM7160S Internal Timing Parameters (Part 1 of 2) Note (1)
Symbol
Parameter
Conditions
t_IN
t_IO
t_FIN
t_SEXP
t_PEXP
t_LAD
t_LAC
t_IOE
t_OD1
t_OD2
t_OD3
t_ZX1
t_ZX2
t_ZX3
t_XZ
t_SU
t_H
t_FSU
t_FH
t_RD
t_COMB
t_IC
t_EN
t_GLOB
t_PRE
Input pad and buffer delay
I/O input pad and buffer delay
Fast input delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad delay C1 = 35 pF
Output buffer and pad delay C1 = 35 pF (6)
Output buffer and pad delay C1 = 35 pF
Output buffer enable delay C1 = 35 pF
Output buffer enable delay C1 = 35 pF (6)
Output buffer enable delay C1 = 35 pF
Output buffer disable delay C1 = 5 pF
Register setup time
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Speed Grade
Unit
-6
-7
-10
-15
Min Max Min Max Min Max Min Max
0.2
0.3
0.5
2.0 ns
0.2
0.3
0.5
2.0 ns
2.6
3.2
1.0
2.0 ns
3.6
4.3
5.0
8.0 ns
1.0
1.3
0.8
1.0 ns
2.8
3.4
5.0
6.0 ns
2.8
3.4
5.0
6.0 ns
0.7
0.9
2.0
3.0 ns
0.4
0.5
1.5
4.0 ns
0.9
1.0
2.0
5.0 ns
5.4
5.5
5.5
8.0 ns
4.0
4.0
5.0
6.0 ns
4.5
4.5
5.5
7.0 ns
9.0
9.0
9.0
10.0 ns
4.0
4.0
5.0
6.0 ns
1.0
1.2
2.0
4.0
ns
1.6
2.0
3.0
4.0
ns
1.9
2.2
3.0
2.0
ns
0.6
0.8
0.5
1.0
ns
1.3
1.6
2.0
1.0 ns
1.0
1.3
2.0
1.0 ns
2.9
3.5
5.0
6.0 ns
2.8
3.4
5.0
6.0 ns
2.0
2.4
1.0
1.0 ns
2.4
3.0
3.0
4.0 ns
Altera Corporation
47