EP4CGX75CF23C8N Datasheet, PDF (33/42 Pages) Altera Corporation – Cyclone IV Device Datasheet

Chapter 1: Cyclone IV Device Datasheet
1–33
Switching Characteristics
f For more information about the supported maximum clock rate, device and pin
planning, IP implementation, and device termination, refer to Section III: System
Performance Specifications of the External Memory Interface Handbook.
Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.
Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices ^{(1), (2)}
Parameter
Symbol
Min
Max
Unit
Clock period jitter
t_JIT(per)
–125
125
ps
Cycle-to-cycle period jitter
t_JIT(cc)
–200
200
ps
Duty cycle jitter
t_JIT(duty)
–150
150
ps
Notes to Table 1–37:
(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2
standard.
(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL
output routed on a global clock (GCLK) network.
Duty Cycle Distortion Specifications
Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.
Table 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins ^{(1), (2), (3)}
Symbol
C6
C7, I7
C8, I8L, A7
C9L
Unit
Min Max Min Max Min Max Min Max
Output Duty Cycle
45
55
45
55
45
55
45
55
%
Notes to Table 1–38:
(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general
purpose I/O pins.
(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current
strength.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support
C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
OCT Calibration Timing Specification
Table 1–39 lists the duration of calibration for series OCT with calibration at device
power-up for Cyclone IV devices.
Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for
Cyclone IV Devices ⁽¹⁾
Symbol
Description
Maximum
t_OCTCAL
Duration of series OCT with
calibration at device power-up
20
Note to Table 1–39:
(1) OCT calibration takes place after device configuration and before entering user mode.
Units
µs
May 2013 Altera Corporation
Cyclone IV Device Handbook,
Volume 3