5800 Datasheet, PDF (2/12 Pages) Allegro MicroSystems – BiMOS II LATCHED DRIVERS

5800 AND 5801
BiMOS II
LATCHED DRIVERS
SUPPLY
V_DD
IN _N
STROBE
FUNCTIONAL BLOCK DIAGRAM
COMMON
OUT _N
CLEAR
OUTPUT ENABLE
COMMON MOS CONTROL
TYPICAL MOS LATCH
GROUND
TYPICAL BIPOLAR DRIVE
Dwg. FP-016-1
TYPICAL INPUT CIRCUIT
2.5
VDD
2.0
IN
1.5
22-PIN DIP, R_θJA = 50°C/W
28-LEAD PLCC, R _θJA = 55°C/W
14-PIN DIP, R _θJA = 60°C/W
24-LEAD SOIC, R _θJA = 68°C/W
Dwg. EP-010-4A
1.0
0.5
14-LEAD SOIC, R _θJA = 95°C/W
0
25
50
75
100
125
150
AMBIENT TEMPERATURE IN °C
Dwg. GP-023-1
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 [phone]
Copyright © 1985, 1997, Allegro MicroSystems, Inc.