AK4341 Datasheet, PDF(9/18 Page) Asahi Kasei Microsystems – 192kHz 24-Bit Stereo ΔΣ DAC with 2Vrms Output

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

AK4341 Datasheet, PDF (9/18 Pages) Asahi Kasei Microsystems – 192kHz 24-Bit Stereo ΔΣ DAC with 2Vrms Output

◁

ASAHI KASEI

[AK4341]

OPERATION OVERVIEW

â System Clock

The external clocks, which are required to operate the AK4341, are MCLK, LRCK and BICK. The master clock (MCLK)

should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation

filter and the delta-sigma modulator. There are two methods to set MCLK frequency. In Manual Setting Mode (ACKS pin

= âLâ, Normal Speed Mode), the frequency of MCLK is set automatically. In Auto Setting Mode (ACKS pin = âHâ),

MCLK frequency is detected automatically and then the internal master clock becomes the appropriate frequency (Table

1).

The AK4341 is automatically placed in the power save mode when MCLK stops in the normal operation mode (PDN pin

= âHâ), and the analog output becomes the VCOM voltage. After MCLK is input again, the AK4341 is powered up. After

exiting reset at power-up etc., the AK4341 is in the power-down mode until MCLK and LRCK are input.

ACKS pin

LRCK

32.0kHz

44.1kHz

48.0kHz

88.2kHz

96.0kHz

176.4kHz

192.0kHz

32.0kHz

44.1kHz

48.0kHz

128fs

22.5792

24.5760

192fs

33.8688

36.8640

MCLK (MHz)

256fs

384fs

512fs

16.3840

22.5792

24.5760

22.5792 33.8688

24.5760 36.8640

8.1920 12.2880 16.3840

11.2896 16.9344 22.5792

12.2880 18.4320 24.5760

768fs

24.5760

33.8688

36.8640

24.5760

33.8688

36.8640

1152fs

36.8640

Sampling

Speed

Normal

Double

Quad

Normal

Table 1. ACKS pin setting and system clock example

â Audio Serial Interface Format

The Audio data is shifted in via the SDTI pin using BICK and LRCK inputs. The DIF pin can selects two serial data

modes as shown in Table 2. In all modes the serial data is MSB-first, 2âs compliment format and latched on the rising edge

of BICK.

Mode

DIF SDTI Format

L 24bit MSB justified

H 24bit I2S

BICK

â¥48fs

Figure

Figure 1

Figure 2

Table 2. Audio Data Formats

MS0558-E-01

-9-

2007/03

▷