|
AKD4584_06 Datasheet, PDF (7/46 Pages) Asahi Kasei Microsystems – the 24bit 96kHz CODEC | |||
|
◁ |
ASAHI KASEI
[AKD4584]
(1-2) A/D evaluation using DIT function of AK4114
Using Xâtal (X2) and PORT2 (DIT). Nothing should be connected to J5 (EXT), J7 (RX), PORT1 (DIR), PORT5
(DIR) and PORT6 (ROM). Remove the Xâtal (X1). JP6 (EXT) should be short. In normal speed and double speed
mode, JP1 (MCKO), JP4 (MCLK), JP5 (BCFS) and JP7 (LRFS) should be open.
JP3
JP6
XTI
EXT
JP10
MCLK
JP11
BICK
JP14
LRCK
JP15
SDTI
DIR EXT DIR EXT DIR ADC
⢠SW2 (MODE) setting (See Table 1)
Normal speed and double speed are same setting.
(1) Set the audio interface format of AK4114 using DIF2-0.
(2) Set the master clock output of AK4114using OCKS1-0.
(3) Set the PLL mode or Xâtal mode of AK4114 using CM0.
(4) When XTALE is âHâ, MCLK can output from MCKO1/2 pins though AK4584 is powered down.
(5) When DMCK is âHâ, MCKO1 output is disabled.
H 1 2 3 4 5 6 7 8 9 10
L
Above figure is 24bit MSB justified, MCKO output of AK4114 is 256fs, AK4114 is Xâtal mode.
Using DIT of AK4114, AK4114 is set Xâtal mode.
<KM065801>
-7-
2006/06
|
▷ |