|
AKD4584_06 Datasheet, PDF (12/46 Pages) Asahi Kasei Microsystems – the 24bit 96kHz CODEC | |||
|
◁ |
ASAHI KASEI
[AKD4584]
 DIP Switch set up
[SW2] (MODE): Setting evaluation mode for AK4584 and AK4114
ON is âHâ, OFF is âLâ.
No.
Name
ON (âHâ)
OFF (âLâ)
1
DIF0
2
DIF1
3
DIF2
4
OCKS0
5
OCKS1
AK4114 Audio Format Setting
See Table 2
AK4114 Master Clock Output Setting
See Table 3
6
CM0
AK4114 Xâtal Mode AK4114 PLL Mode
7
TEST3
Normally OFF
8
XTALE MCKO1/2 Enable MCKO1/2 Disable
9
DMCK
MCKO1 Disable
MCKO1 Enable
10
M/S
Master Mode
Slave Mode
Table 1. Setting mode for AK4584 and AK4114
Mode
0
1
2
3
4
5
DIF2
0
0
0
0
1
1
DIF1
DIF0
AK4114 DAUX
0
0
24bit, MSB justified
0
1
24bit, MSB justified
1
0
24bit, MSB justified
1
1
24bit, MSB justified
0
0
24bit, MSB justified
0
1
24bit, I2S
Table 2. Setting AK4114 audio interface format
AK4114 SDTO
16bit, LSB justified
18bit, LSB justified
20bit, LSB justified
24bit, LSB justified
24bit, MSB justified
24bit, I2S
Mode
0
1
2
3
OCKS1 OCKS0 MCKO1 Xâtal
0
0
256fs
256fs
0
1
256fs
256fs
1
0
512fs
512fs
1
1
128fs
128fs
Table 3. Setting AK4114 master clock output
fs
â¼ 96kHz
â¼ 96kHz
â¼ 48kHz
â¼ 192kHz
 Other jumper pins set up
1. JP1 (GND): Analog ground and Digital ground
OPEN: Separated. <Default>
SHORT: Common. (The connector âDGNDâ can be open.)
 The function of the toggle SW
Upper-side is âHâ and lower-side is âLâ.
[SW1] (PDN): Power down of AK4584. Keep âHâ during normal operation.
[SW3] (DIR): Power down of AK4114. Keep âHâ during normal operation.
<KM065801>
- 12 -
2006/06
|
▷ |