|
AKD4528_05 Datasheet, PDF (6/45 Pages) Asahi Kasei Microsystems – 24Bit A/D & D/A converter | |||
|
◁ |
ASAHI KASEI
[AKD4528]
3. Set up Audio interface format
(a) In case of the serial mode
Mode
0
1
2
3
4
DIF2
bit
0
0
0
0
1
DIF1 DIF0
bit bit
SDTO
SDTI
LRCK
0
0 24bit, MSB justified 16bit, LSB justified H/L
0
1 24bit, MSB justified 20bit, LSB justified H/L
1
0 24bit, MSB justified 24bit, MSB justified H/L
1
1
24bit, I2S
24bit, I2S
L/H
0
0 24bit, MSB justified 24bit, LSB justified H/L
Table 8. Set up Audio interface format in case of serial mode
BICK
⥠32fs
⥠40fs
⥠48fs
⥠48fs
⥠48fs
(Default)
(b) In case of parallel mode
Mode
2
3
DIF
Pin
(SW1-5)
SDTO
SDTI
LRCK BICK
0
24bit, MSB justified 24bit, MSB justified H/L ⥠48fs
1
24bit, I2S
24bit, I2S
L/H ⥠48fs
Table 9. Set up Audio interface format in case of parallel mode
(Default)
 Set up Registers of AK4353 (DIT).
The register setting uses the control software. (For further details, refer to the datasheet)
1. Set up Master clock frequency
CKS2
bit
0
0
0
0
1
1
1
1
DFS1, DFS0 bit
CKS1 CKS0 â1â, â1â
â0â, â0â
â0â, â1â
bit bit (Half speed) (Normal speed) (Double speed)
0
0
512fs
256fs
(Default)
128fs
0
1
256fs
256fs
256fs
1
0
768fs
384fs
192fs
1
1
384fs
384fs
384fs
0
0
1024fs
512fs
256fs
0
1
512fs
512fs
N/A
1
0
1536fs
768fs
384fs
1
1
768fs
768fs
N/A
Table 10. Set up Master clock frequency
(Note) DFS1, DFS0=â1â, â0â: Reserved (Not defined)
<KM063101>
-6-
2005/11
|
▷ |