AKD4356 Datasheet, PDF (5/27 Pages) Asahi Kasei Microsystems – EVALUATION BOARD REV.B FOR AK4356

ASAHI KASEI
[AKD4356]
n DIP switch set up
Upper side is “ON”(“H”), lower side is “OFF”(”L”).
[SW3](MODE1): No.1 to 5 set the mode of AK4356 and No.6 to 8 set the mode of CS8412.
No.
Pin
OFF
ON
1
CAD1
Chip address (2bit)
2
CAD0
<default=”00”>
3
DIF0
Digital interface format of AK4356
4
DIF1
(See table 2.)
5
DIF2
6
M2
Digital interface format of CS8414
7
M1
(See table 2.)
8
M0
(Note)
Table 3. SW3 set-up
(Note: M2-0 should be selected at only evaluation mode 1.
In other mode, these should be “OFF”.)
Mode
0
1
2
3
4
345678
Format
DIF0 DIF1 DIF2 M2 M1 M0
16bit, LSB justified
000101
20bit, LSB justified
1
00
-
-
-
24bit, MSB justified
010000
I2S
110010
24bit, LSB justified
0
01
-
-
-
Table 4. Digital interface format set-up (1=ON, 0=OFF)
(CS8414 does not correspond to 20/24bit LSB justified format.)
JP6
BICK2
THR
-
INV
THR
-
default
[SW4](MODE2): Set the mode of AK4356.
No.
Pin
OFF <default>
ON
1
DFS0
Normal speed
Double speed
2
DZFE Zero detect disable Zero detect enable
3
CKS2
Clock select
4
CKS1 (See the datasheet of AK4356.
5
CKS0
JP5 and 8 should be selected as table 4.)
Table 5. SW4 set-up
[JP5, 8]: Set the dividing rate corresponding to CKS2-0. This set up is needed only for the evaluation mode 3.
JP5 JP8
Mode _{FS2 FS1}
128fs x1/2 x1
256fs x1
x1
512fs x1
x2
Table 6. JP5 and 8 set up
(For 192fs/384fs/768fs mode, use the external divider.)
<KM060602>
-5-
’99/11