English
Language : 

AK5556VN_16 Datasheet, PDF (44/69 Pages) Asahi Kasei Microsystems – 6-Channel Differential 32-bit ADC
LRCK (Master)
LRCK (Slave)
BICK (512fs)
SDTO1 (O)
SDTO2-3 (O)
23 22 0 23 22 0 23 22 0 23 22 0 23 22 0 23 22 0
#2 Data 1 #2 Data 2 #2 Data 3 #2 Data 4 #2 Data 5 #2 Data 6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
512 BICK
[AK5556]
23 22 0 23 22 0 23 22 0 23 22 0 23 22 0 23 22 0
23
#1 Data 1 #1 Data 2 #1 Data 3 #1 Data 4 #1 Data 5 #1 Data6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
TDMIN (I)
23 22 0 23 22 0 23 22 0 23 22 0 23 22 0 23 22 0
23
(#1 SDTO1)
#1 Data 1 #1 Data 2 #1 Data 3 #1 Data 4 #1 Data 5 #1 Data 6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
Figure 51. Mode 41/45 Timing (TDM512 Mode, I2S Compatible, 24-bit)
LRCK (Master)
512 BICK
LRCK (Slave)
BICK (512fs)
SDTO1 (O)
31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0
31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0
31 30
#2 Data 1 #2 Data 2 #2 Data 3 #2 Data 4 #2 Data 5 #2 Data 6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
#1 Data 1 #1 Data 2 #1 Data 3 #1 Data 4 #1 Data 5 #1 Data6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
SDTO2-3 (O)
TDMIN (I)
31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0
31 30
(#1 SDTO1)
#1 Data 1 #1 Data 2 #1 Data 3 #1 Data 4 #1 Data 5 #1 Data 6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
Figure 52. Mode 42/46 Timing (TDM512 Mode, MSB Justified, 32-bit)
LRCK (Master)
512 BICK
LRCK (Slave)
BICK (512fs)
SDTO1 (O)
0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0
31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0
31
#2 Data 1 #2 Data 2 #2 Data 3 #2 Data 4 #2 Data 5 #2 Data 6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
#1 Data 1 #1 Data 2 #1 Data 3 #1 Data 4 #1 Data 5 #1 Data6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
SDTO2-3 (O)
TDMIN (I)
31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0 31 30 1 0
31
(#1 SDTO1)
#1 Data 1 #1 Data 2 #1 Data 3 #1 Data 4 #1 Data 5 #1 Data 6
32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK
Figure 53. Mode 43/47 Timing (TDM512 Mode, I2S Compatible, 32-bit)
Parameter
MCLK “↑” to BICK “↓”
BICK “↓” to MCLK“↑”
Symbol
Min.
Typ.
tMCB
10
tBIM
10
Table 10. TDM Mode Clock Timing
Max.
Unit
ns
ns
015099857-E-00
- 44 -
2016/03