English
Language : 

AK4103A_09 Datasheet, PDF (14/27 Pages) Asahi Kasei Microsystems – 192kHz 24-Bit DIT
[AK4103A]
LRCK
BICK
C,U,V
Channel 1
Channel 2
Channel 1
C, U, V
Figure 7. Audio routing, DIF modes 5 and 7 (I2S)
Channel 2
C, U, V
■ Audio Serial Interface
The audio serial interface is used to input audio data and consists of three pins: Bit Clock (BICK), Word Clock (LRCK)
& Data pin (SDTI). LRCK indicates the particular channel, left or right. The DIF 2-0 pins in synchronous mode and
control registers in asynchronous mode select the particular input mode. In asynchronous mode, DIF2-0 bits are
logically ORed with DIF2-0 pins. Audio data format supports 16-24 bits, right justified and left justified modes. The
I2S mode is also supported. The AK4103A can be configured in master and slave modes.
Mode
0
1
2
3
4
5
6
7
DIF2
0
0
0
0
1
1
1
1
DIF1
0
0
1
1
0
0
1
1
DIF0
0
1
0
1
0
1
0
1
SDTI
16bit, Right justified
18bit, Right justified
20bit, Right justified
24bit, Right justified
24bit, Left justified
24bit, I2S
24bit, Left justified
24bit, I2S
Master / Slave
Slave
Slave
Slave
Slave
Slave
Slave
Master
Master
LRCK
H/L (I)
H/L (I)
H/L (I)
H/L (I)
H/L (I)
L/H (I)
H/L (O)
L/H (O)
BICK
32fs-128fs (I)
36fs-128fs (I)
40fs-128fs (I)
48fs-128fs (I)
48fs-128fs (I)
50fs-128fs (I)
64fs (O)
64fs (O)
Table 3. Audio Data Format Modes [NOTE; (I): Input, (O): Output]
LRCK(i)
BICK(i)
012
15 16 17
30 31 0 1 2
15 16 17
30 31 0 1
SDTI(i)
15:MSB, 0:LSB
15 14
10
Lch Data
Figure 8. Mode 0 Timing
15 14
Rch Data
10
MS0251-E-01
- 14 -
2009/01