English
Language : 

W3020 Datasheet, PDF (20/44 Pages) Agere Systems – GSM Multiband RF Transceiver
W3020 GSM Multiband RF Transceiver
Advance Data Sheet
December 1999
Programming Information (continued)
The Data Word
The W3020 and W3000 chips are addressed through the bit content of the 24-bit serial word. Some words for
time-critical interactions address both W3020 and W3000 at the same time, while some words for initialization
address W3020 and W3000 separately.
The W3020 gets all of its control information via a three-wire serial bus from the baseband IC. Serial data
transfers always consist of 24 bits: 3 bits of address to select one of five control registers, and up to 21 bits of
data. The data is shifted first into a shift register and then parallel-loaded into the proper control register after the
completion of the transfer when the latch enable signal goes high. The last bit is that which immediately precedes
a low-to-high latch input transition occurring while the CLOCK input is low. Bit 24 is loaded first, and bit 1 is
loaded last. The four control registers are defined as follows:
n TR: Transmit/receive register for W3020. Contains bits for setting various transmit and receive modes, setting
receive gain, etc. It is expected that this register would be written several times during a frame.
n CONFIG: Contains bits to control various options for dc offset correction, filter-tuning, lock detect, and
overload outputs, etc. It is expected that this register would be written once at initialization and then rarely
updated. Since it is not affected by the power-on reset circuit, a write to this register should be the first
operation performed when accessing the W3020 chip. Also, it is advisable never to update the configuration
register while a critical operation is in progress.
n MAIN: Main counter and prescaler values for W3000 chip. Used to set mode and band bit functions for the
W3020 while programming the W3000.
n REF: Reference counter values for W3000. Not relevant to W3020.
Table 12. Register Addressing
A2 A1 A0
Register
1
0
0
TR
1
0
1
CONFIG
1
1
0
RESERVED
1
1
1
RESERVED
0
X
0
M MAIN
0
X
1
M REF
Device
W3020
W3020
W3020
W3020
W3000
W3000
Note: X indicates that the bit does not affect addressing for the given
combination of A2 and A0 that addresses the W3000. In the W3000, the
A1 bit is used for data content.
20
Lucent Technologies Inc.