English
Language : 

ADSP-BF542_1 Datasheet, PDF (97/100 Pages) Analog Devices – Embedded Processor
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
Table 66. 400-Ball CSP_BGA Ball Assignment (Numerically by Ball Number) (Continued)
Ball No.
U1
U2
U3
U4
U5
U6
U7
U8
U9
U10
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
Signal
PD8
PD9
PD15
PD14
TMS
PB3
PB10
GND
VDDINT
PA8
PA7
PA0
PC10
PH1
PG11
PE14
PH4
PE2
PE9
PJ5
Ball No.
V1
V2
V3
V4
V5
V6
V7
V8
V9
V10
V11
V12
V13
V14
V15
V16
V17
V18
V19
V20
Signal
PD11
PD13
TCK
TDO
TDI
GND
PB7
PB9
PB13
PA11
PA5
PA1
PC9
PE3
PG5
PG8
PH2
PH3
PE0
PE8
Ball No.
W1
W2
W3
W4
W5
W6
W7
W8
W9
W10
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
Signal
BMODE0
BMODE1
BMODE2
BMODE3
PB0
PB6
PB11
PB8
PA15
PA13
PA4
PA2
PG15
PC11
PC13
PG7
PE15
PH0
PE6
PE5
Figure 86 lists the top view of the BGA ball configuration.
Ball No.
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
Y10
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
Signal
GND
PB1
PB5
PB4
PB14
PB12
PA14
PA12
PA10
PA9
PA6
PA3
PG14
PC8
PC12
PE4
PG6
PG10
PG9
GND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
VV
A
R
B
C
D
GS
S
E
S
SS S
S
F
S
S
G
S SS
H
SS
J
SS
K
L
R
M
G
N
P
R
T
U
V
W
Y
KEY:
VDDINT
VDDEXT
GND
NC
S SUPPLIES: VDDDDR, VDDMP, VDDUSB, VDDRTC , VDDVR
R REFERENCES: DDR_VREF, USB_VREF
G GROUNDS: GNDMP, DDR_VSSR
V VROUT
I/O SIGNALS
Figure 86. 400-Ball CSP_BGA Configuration (Top View)
Rev. C | Page 97 of 100 | February 2010