English
Language : 

ADSP-BF512BBCZ-4F4 Datasheet, PDF (25/68 Pages) Analog Devices – Blackfin Embedded Processor
ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed in Table 17 may cause perma-
nent damage to the device. These are stress ratings only.
Functional operation of the device at these or any other condi-
tions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device
reliability.
Table 17. Absolute Maximum Ratings
Parameter
Rating
Internal Supply Voltage (VDDINT)
External (I/O) Supply Voltage
( VDDEXT/VDDMEM)
Input Voltage1, 2
Input Voltage1, 3
–0.3 V to +1.50 V
–0.3 V to +3.8 V
–0.5 V to +3.6 V
–0.5 V to +5.5 V
Output Voltage Swing
IOH/IOL Current per Pin Group4
Storage Temperature Range
–0.5 V to
VDDEXT/VDDMEM + 0.5 V
80 mA (max)
–65°C to +150°C
Junction Temperature While biased +110°C
1 Applies to 100% transient duty cycle. For other duty cycles see Table 18.
2 Applies only when VDDEXT is within specifications. When VDDEXT is outside speci-
fications, the range is VDDEXT ± 0.2.
3 Applies to signals SCL, SDA.
4 For more information, see the information preceding Table 20 and Table 21.
Table 18. Maximum Duty Cycle for Input Transient Voltage1
VIN Min (V)2
–0.50
VIN Max (V)2
+3.80
Maximum Duty Cycle3
100%
–0.70
+4.00
40%
–0.80
+4.10
25%
–0.90
+4.20
15%
–1.00
+4.30
10%
1 Applies to all signal pins/balls with the exception of CLKIN, XTAL.
2 The individual values cannot be combined for analysis of a single instance of
overshoot or undershoot. The worst case observed value must fall within one of
the voltages specified and the total duration of the overshoot or undershoot
(exceeding the 100% case) must be less than or equal to the corresponding duty
cycle.
3 Duty cycle refers to the percentage of time the signal exceeds the value for the
100% case. The is equivalent to the measured duration of a single instance of
overshoot or undershoot as a percentage of the period of occurrence.
When programming OTP memory on the ADSP-BF51x proces-
sor, the VPPOTP pin/ball must be set to the write value specified in
the Operating Conditions on Page 20. There is a finite amount
of cumulative time that the write voltage may be applied
(dependent on voltage and junction temperature) to VPPOTP over
the lifetime of the part. Therefore, maximum OTP memory pro-
gramming time for the processor is shown in Table 19.
Table 19. Maximum OTP Memory Programming Time
VPPOTP
Voltage (V)
6.9
7.0
7.1
25°C
6000 sec
2400 sec
1000 sec
Temperature
85°C
100 sec
44 sec
18 sec
110°C
25 sec
12 sec
4.5 sec
Table 20 and Table 21 specify the maximum total source/sink
(IOH/IOL) current for a group of pins. Permanent damage can
occur if this value is exceeded. To understand this specification,
if pins PF9, PF8, PF7, PF6, and PF5 from Group 1 in Table 21
table were sourcing or sinking 2 mA each, the total current for
those pins would be 10 mA. This would allow up to 70 mA total
that could be sourced or sunk by the remaining pins in the
group without damaging the device. Note that the VOH and VOL
specifications have separate per-pin maximum current require-
ments as shown in the Electrical Characteristics table.
Table 20. Total Current Pin Groups–VDDMEM Groups
Group
1
2
3
4
5
6
7
8
Pins in Group
DATA15, DATA14, DATA13, DATA12, DATA11, DATA10
DATA9, DATA8, DATA7, DATA6, DATA5, DATA4
DATA3, DATA2, DATA1, DATA0, ADDR19, ADDR18
ADDR17, ADDR16, ADDR15, ADDR14, ADDR13
ADDR12, ADDR11, ADDR10, ADDR9, ADDR8, ADDR7
ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1
ABE1, ABE0, SA10, SWE, SCAS, SRAS
SMS, SCKE, AMS1, ARE, AWE, AMS0, CLKOUT
Table 21. Total Current Pin Groups–VDDEXT Groups
Group
1
2
3
4
5
6
7
Pins in Group
PF9, PF8, PF7, PF6, PF5, PF4, PF3, PF2
PF1, PF0, PG15, PG14, PG13, PG12, PG11, PG10
PG9, PG8, PG7, PG6, PG5, PG4, PG3, PG2, BMODE0,
BMODE1, BMODE2
PG1, PG0, TDO, EMU, TDI, TCK, TRST, TMS
RESET, NMI, CLKBUF
PH7, PH6, PH5, PH4, PH3, PH2, PH1, PH0
PF15, PF14, PF13, PF12, PF11, SDA, SCL, PF10
Rev. B | Page 25 of 68 | January 2011