ADSP-21462W Datasheet, PDF (1/60 Pages) Analog Devices – SHARC Processor material that is subject to change without notice

SHARC Processor
Preliminary Technical Data _{ADSP-21462W/ADSP-21465W/ADSP-21467}
SUMMARY
Note: This datasheet is preliminary. This document contains
material that is subject to change without notice.
High performance 32-bit/40-bit floating point processor
optimized for high performance audio processing
Single-instruction, multiple-data (SIMD) computational
architecture
On-chip memory—5 Mbits of on-chip RAM, 4 Mbits of on-chip
ROM
Automotive applications—the ADSP-21462W and the ADSP-
21465W are available exclusively as automotive products
Code compatible with all other members of the SHARC family
The ADSP-21462W/ADSP-21465W/ADSP-21467 are available
with unique audiocentric peripherals such as the digital
applications interface, DTCP (digital transmission content
protection protocol), serial ports, precision clock genera-
tors, S/PDIF transceiver, asynchronous sample rate
converters, input data port, and more.
For complete ordering information, see Automotive Prod-
ucts on Page 59 and Ordering Guide on Page 59.
PLL
THERMAL
DIODE
CORE PROCESSOR
TIMER
INSTRUCTION
CACHE
32 x 48-BIT
4 BLOCKS OF
ON-CHIP MEMORY
5M BIT RAM
4M BIT ROM
JTAG TEST & EMULATION
EXTERNAL PORT
8 DATA
DAG1
8 x 4 x 32
DAG2
8 x 4 x 32
PROGRAM
SEQUENCER
PM ADDRESS BUS ₃₂
DM ADDRESS BUS
32
PM DATA BUS ⁶⁴
DM DATA BUS ⁶⁴
PROCESSING
ELEMENT
(PEX)
PROCESSING
ELEMENT
(PEY)
PX REGISTER
ADDR
32
DATA
48
IOA(19)
IOD(32)
IOP REGISTER CONTROL
STATUS, & DATA BUFFERS
ASYNCHRONOUS
MEMORY
INTERFACE
(AMI)
DDR2 DRAM
CONTROLLER
DMA
ARBITER
24 ADDRESS
3
7
16
19
FLAGS
PWM
AMI CONTROL
DDR2 CONTROL
DATA
ADDRESS
ACCELERATORS
FFT FIR IIR
3/5
MLB
LINK
20
PORTS
4
GPIO
IRQ/FLAGS
S
PRECISION CLOCK
GENERATORS (4)
S/PDIF (RX/TX)
SERIAL PORTS (8)
INPUT DATA PORT/
PDAP
ASRC
DAI PINS (20)
DIGITAL APPLICATIONS INTERFACE
20
SPI PORT (2)
TWO WIRE
INTERFACE
GPIO
UART
DTCP
DPI PINS (14)
GP TIMERS (2)
DIGITAL PERIPHERAL INTERFACE
14
I/O PROCESSOR
Figure 1. Functional Block Diagram
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: [phone]
Fax: [phone]
www.analog.com
©2008 Analog Devices, Inc. All rights reserved.