ACE25C400G Datasheet, PDF (6/39 Pages) ACE Technology Co., LTD. – Uniform SECTOR Dual and Quad Serial Flash

ACE25C400G
Uniform SECTOR Dual and Quad Serial Flash
Data Protection
The ACE25C400G provide the following data protection methods:
 Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL).
The WEL bit will return to reset by the following situation:
-Power-Up
-Write Disable (WRDI)
-Write Status Register(WRSR)
-Page Program (PP)
-Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 Software Protection Mode: The Block Protect (SEC, TB, BP2, BP1, BP0) bits define the section
of the memory array that can be read but not change.
 Hardware Protection Mode: WP# going low to protected the BP0~SEC bits and SRP0~1 bits.
 Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the
Release from deep Power-Down Mode command.
Table1.0 ACE25C400G Protected area size (CMP=0)
Status Register Content
Memory Content
SEC TB BP2 BP1 BP0 Blocks
Addresses
Density
XX0
0
0 NONE
NONE
NONE
000
0
1
7
070000H-07FFFFH
64KB
000
1
0 6 and 7 060000H-07FFFFH 128KB
000
1
1
4 to 7 040000H-07FFFFH 256KB
010
0
1
0
000000H-00FFFFH
64KB
010
1
0 0 and 1 000000H-01FFFFH 128KB
010
1
1
0 to 3 000000H-03FFFFH 256KB
0X1
X
X
0 to 7
000000H-07FFFFH 512KB
100
0
1
7
07F000H-07FFFFH
4KB
100
1
0
7
07E000H-07FFFFH
8KB
100
1
1
7
07C000H-07FFFFH 16KB
101
0
X
7
078000H-07FFFFH
32KB
101
1
0
7
078000H-07FFFFH
32KB
110
0
1
0
000000H-000FFFH
4KB
110
1
0
0
000000H-001FFFH
8KB
110
1
1
0
000000H-003FFFH
16KB
111
0
X
0
000000H-007FFFH
32KB
111
1
0
0
000000H-007FFFH
32KB
1X1
1
1
0 to 7 000000H-07FFFFH 512KB
Portion
NONE
Upper 1/8
Upper 1/4
Upper 1/2
Upper 1/8
Upper 1/4
Upper 1/2
All
Upper 1/128
Upper 1/64
Upper 1/32
Upper 1/16
Upper 1/16
Upper 1/128
Upper 1/64
Upper 1/32
Upper 1/16
Upper 1/16
All
VER 1.5 6