|
ZL50074 Datasheet, PDF (32/61 Pages) Zarlink Semiconductor Inc – 32 K x 32 K Channel TDM Switch with 128 Input and 128 Output Streams | |||
|
◁ |
ZL50074
12.1.1 Connection Memory Bit Functions
The bit functions of the connection memory are illustrated in Table 15.
Data Sheet
External Read/Write Address: 000000H
Reset Value: 0000H
31 30
29
28 27
PCF
2
PCF
1
PCF
0
0
0
15 14
13
12 11
0
GP
GP
GP
GP
4
3
2
1
26 25
24
23
22 21 20
19
18 17 16
0
0
0
0
0
0
0
0
0
0
0
10
9
8
7
6
5
4
3
2
1
0
GP STCH STCH STCH STCH STCH STCH STCH STCH STCH STCH
0
9
8
7
6
5
4
3
2
1
0
Bit
Name
Description
31 - 29 PCF2 - 0 Per Channel Function
PCF2 - 0
000
001
010
011
100
101
110
111
Function
OT
FH
MSG
VAR
CD
RESERVED
OT
OT
Description
Output is tri-stated
Output drives high always
Output is in message mode
Variable delay connection mode
Constant delay connection mode
Reserved. Do not use.
Output is tri-stated
Output is tri-stated
28 - 15
14 - 10
9-0
Unused
GP4 - 0
STCH
9-0
Reserved. In normal functional mode, these bits MUST be set to zero.
Source Group Selection. These bits define the input/source group number (31 - 0).
Source Stream and Channel Selection / Message Mode Data
In connection mode (constant/variable delay), these bits define the input/source stream
and channel number, depending on the data rate.
For 65.536 Mbps, bits 9 - 0 select the input channel (0 - 1023).
For 32.768 Mbps, bits 9 - 1 select the input channel (0 - 511). Bit 0 selects stream STiA
(0) or STiB (1)
For 16.869 Mbps, bits 9 - 2 select the input channel (0 - 255). Bits 1 - 0 select stream
STiA (00), STiB (01), STiC (10), or STiD (11)
For 8.192 Mbps, bits 9 - 3 select the input channel (0 - 127). Bit 2 MUST be set to 0. Bits
1 - 0 select stream STiA (00), STiB (01), STiC (10), or STiD (11).
In message mode, bits 7 - 0 define the output data. The data is output sequentially with
bit 7 being output first. Bits 9 - 8 are not used.
Table 15 - Connection Memory Bits (CMB)
32
Zarlink Semiconductor Inc.
|
▷ |