MT8986 Datasheet, PDF (27/46 Pages) Mitel Networks Corporation – CMOS ST-BUS™ FAMILY Multiple Rate Digital Switch

MT8986
Data Sheet
Test Point
Output
Pin
R_L
S1
C_L
V_SS
V_DD
S2
V_SS
S1 is open circuit except
when testing output levels
or high impedance states.
S2 is switched to V_DD or
V_SS when testing output
levels or high impedance
states.
Figure 15 - Output Test Load
AC Electrical Characteristics^{† _} ST-BUS Timing (2.048 Mb/s) - Voltages are with respect to ground (VSS) unless otherwise
stated.
Characteristics
Sym. Min. Typ.^‡ Max. Units
Test Conditions
1 Frame Pulse width
t_FRW
244
ns
2 Frame Pulse setup time
t_FRS
10
190
ns
3 Frame Pulse hold time
t_FRH
20
190
ns
4 STo delay Active to Active
t_DAA
45
100
ns
5 STi setup time
t_STIS
20
ns
6 STi hold time
t_STIH
20
ns
7 Clock period
t_CLK
190
244
300
ns
8 CK Input Low
t_CL
85 122 150
ns
9 CK Input High
t_CH
85
122 150
ns
10 Clock Rise/Fall Time
t_r,t_f
10
ns
†
‡
Timing
Typical
is over
figures
raerceoamt m25e_°nCdeadntdemarpeefroartudreesi&gnpaoiwdeornsluyp: pnlyotvgoultaargaenste(eVd_DaDn=d5nVo±_t 5s%ub,jeVc_{StSt=o0pVr,oTdAu=ct–io4n0}
to 85°C).
testing.
C_L=150 pF
27
Zarlink Semiconductor Inc.