YMU757B Datasheet, PDF(21/43 Page) YAMAHA CORPORATION

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

YMU757B Datasheet, PDF (21/43 Pages) YAMAHA CORPORATION – MA-1C

◁

YMU757B

Power-down control division diagram

As for the power-down, it is possible to divide an inside function separately and to control it.

The power-down is controlled by Index 38h.

Controlled by

using DP bit

Controlled by

using AP4 bit

Controlled by

using AP2 bit

SCLK

SYNC

SDIN

Serial

I/F

/IRQ

/RST

Timing Generator

RAM

FIFO

16b x 32w

Synthesizer

4 sounds

generated

simultaneously

VOL

32step

DAC

VREF

Controlled by

using AP1 bit

VREF

VOL

32step

VOL

32step

AMP

EQ1

EQ2

EQ3

SPOUT

SPVSS

Controlled by

using AP3 bit

Explanation of each bit

It is the bit to make the power-down whole of the digital department.

Because clock to move inside stops consumption electric current of the digital part can be restrained in minimum.

Data on FIFO are cleared though contents of a register are held.

AP1

It is the bit that the power-down a VREF circuit decline.

If AP1 is set to â1â, the whole of the analog part stops. Because an analog center voltage is made by VREF circuit.

AP2

It is the bit to make power-down FM volume part, EQ circuit, speaker volume, and non-reversal amplifier side of

speaker output part.

-21-

▷