YMF795 Datasheet, PDF(21/45 Page) YAMAHA CORPORATION

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

YMF795 Datasheet, PDF (21/45 Pages) YAMAHA CORPORATION – APL-2 Automobile sound Player-2

◁

YMF795

â Power-down control division diagram

Power-down of the LSI can be controlled for each divided internal function.

The power-down is controlled by Index 38h.

Controlled by

using DP bit

Controlled by

using AP4 bit

Controlled by

using AP2 bit

Timing Generator

SCLK

SYNC

SDIN

/IRQ

/RST

Serial

I/F

RAM

FIFO

16b Ã 32w

Synthesizer

Simultaneous

Sound

Generation

4-tone

VOL

32-step

DAC

VREF

VOL

32-step

VOL

32-step

AMP

Controlled by

using AP1 bit

VREF

Controlled by

using AP3 bit

SPVSS

EQ1

EQ2

EQ3

SPOUT1

SPOUT2

â Explanation of each bit

DP0

This is the bit to power off the whole digital section.

Consumption current of the digital part can be minimized because internal clock stops.

Contents of the registers are held but data in the FIFO are cleared.

AP1

This is the bit to power off the VREF circuit.

If AP1 is set to â1â, the whole analog section stops. Because an analog center voltage is made by VREF circuit.

AP2

This is the bit to power off the FM volume section, EQ circuit, speaker volume, and non-inverted amplifier side of

speaker output section.

-21-

▷