EN026 Datasheet, PDF (1/3 Pages) Xilinx, Inc – Spartan-3E XC3S500E FPGA Errata

0
Spartan-3E XC3S500E FPGA
Errata
EN026 (v1.3) October 19, 2007
0 0 _{Errata Notice}
Hardware Errata
There are no errata for the Spartan-3E XC3S500E FPGA.
All errata items previously described in earlier revisions of this notice were integrated into the Spartan™-3E FPGA
data sheet (v2.0, dated 23-NOV-2005 or later) as the Stepping 0 production device. See the “Production Stepping”
section in the data sheet for additional information:
http://www.xilinx.com/bvdocs/publications/ds312.pdf
Advisories
This section advises designers of any potential software changes that may affect their XC3S500E FPGA applications.
Table 1 summarizes the advisories and indicates which software update will correct the issue.
Table 1: Advisories and Software Update
Advisory
ISE™ Software Version
“Persist I/O Conflict”
10.1
Persist I/O Conflict
Applications affected
This issue affects applications that use the Persist option in the Bitstream Generator and use configuration address
pins A20-A23 in the design. The current software allows this conflict between Persist and user functionality, so the
user must be careful to avoid this situation. Persist is set to No by default, and can be enabled by Persist:Yes at the
command line or "Allow SelectMAP Pins to Persist" in the Project Navigator. Persist is most commonly used to allow
Readback through the Slave Parallel (SelectMAP) configuration port after configuration. This issue affects all
XC3S500E devices.
Description
Using the Persist option in the Bitstream Generator, and setting the Mode pins to a parallel configuration mode
including Byte Peripheral Interface (BPI) or Slave Parallel (SelectMAP) modes, will retain the parallel configuration
interface. This is useful when configuring in the SelectMAP mode to allow configuration commands such as
Readback to be used after configuration. The pins affected by Persist cannot be used in the design, including M[2:0],
CCLK, D[7:0], INIT_B, CSI_B, RDWR_B, and BUSY, as described in the documentation.
The issue is that Persist will block four additional specific dual-purpose I/Os from use by the design when Persist is
enabled and the Mode pins are set for a parallel configuration mode. These pins become disconnected from the
user design when Persist is used and therefore cannot be used by the design. If unused in the design, these pins will
have a weak pull-down resistor when Persist is used. If used in the design, the pin state is design-dependent.
The affected I/Os are the highest order address lines for the configuration interface, A20-A23. The associated pin
numbers are shown in Table 2. No other address lines will be affected by Persist.
© 2005-2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
EN026 (v1.3) October 19, 2007
www.xilinx.com
1
Errata Notice