W25Q40BV Datasheet, PDF (54/73 Pages) Winbond – 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI

W25Q40BV
8.2.36 Read SFDP Register (5Ah)
The W25Q40BV features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains
information about devices operational capability such as available commands, timing and other features.
The SFDP parameters are stored in one or more Parameter Identification (PID) tables. Currently only one
PID table is specified but more may be added in the future. The Read SFDP Register instruction is
compatible with the SFDP standard initially established in 2010 for PC and other applications. Most
Winbond SpiFlash Memories shipped after June 2010 (date code 1023 and beyond) support the SFDP
feature as specified in the applicable datasheet.
The Read SFDP instruction is initiated by driving the /CS pin low and shifting the instruction code “5Ah”
followed by a 24-bit address (A23-A0)⁽¹⁾ into the DI pin. Eight “dummy” clocks are also required before the
SFDP register contents are shifted out on the falling edge of the 40^th CLK with most significant bit (MSB)
first as shown in figure 34. For SFDP register values and descriptions, refer to the following SFDP
Definition table.
Note: 1. A23-A8 = 0; A7-A0 are used to define the starting byte address for the 256-Byte SFDP Register.
Instruction (5Ah)
Figure 34. Read SFDP Register Instruction Sequence Diagram
- 54 -