W39V040B Datasheet, PDF (27/32 Pages) Winbond – 512K × 8 CMOS FLASH MEMORY WITH LPC INTERFACE

Timing Waveforms for LPC Interface Mode, continued
13.5 Toggle Bit Timing Diagram
W39V040B
CLK
#RESET
#LFRAM
LAD[3:0]
CLK
#RESET
#LFRAM
LAD[3:0]
CLK
#RESET
#LFRAM
LAD[3:0]
Memory
Write
1st Start Cycle
Address
Data
TAR
Sync
0000b 011Xb
XXXXb XXXXb XXXXb XXAn[17:16] An[15:12] An[11:8] An[7:4]
An[3:0] Dn[3:0] Dn[7:4] 1111b Tri-State 0000b
TAR
1 Clock 1 Clock
Load Address "An" in 8 Clocks
Load Data "Dn"
in 2 Clocks
2 Clocks
Write the last command(program or erase) to the device in LPC mode.
1 Clock
Start next
command
1 Clock
Start
0000b
Memory
Read
Cycle
010Xb
XXXXb
XXXXb
XXXXb
Address
XXXXb XXXXb XXXXb
XXXXb
XXXXb
TAR
Sync
1111b Tri-State 0000b
Data
XXXXb X,D6,XXb
TAR
1 Clock 1 Clock
Load Address in 8 Clocks
2 Clocks 1 Clock Data out 2 Clocks
Read the DQ6 to see if the internal write complete or not.
Next Start
0000b
1 Clock
Start
0000b
Memory
Read
Cycle
010Xb
XXXXb
XXXXb
Address
XXXXb XXXXb XXXXb XXXXb
XXXXb XXXXb
TAR
Sync
1111b Tri-State 0000b
Data
XXXXb X,D6,XXb
TAR
1 Clock 1 Clock
Load Address in 8 Clocks
2 Clocks 1 Clock Data out 2 Clocks
When internal write complete, the DQ6 will stop toggle.
Next Start
0000b
1 Clock
- 27 -
Publication Release Date: April 14, 2005
Revision A3