W78ERD2_07 Datasheet, PDF (22/76 Pages) Winbond – 8-BIT MICROCONTROLLER

W78ERD2/W78ERD2A
F/W Flash Control
Bit:
7
0
6
5
WFWIN OEN
4
3
2
1
0
CEN CTRL3 CTRL2 CTRL1 CTRL0
Mnemonic: SFRCN Address: C7h
BIT
7
6
5
4
3-0
NAME
FUNCTION
-
Reserved
WFWIN
On-chip Flash EPROM bank select for in-system programming. This bit
should be defined by the loader program in ISP mode.
0: 64-KB Flash EPROM is the destination for re-programming.
1: 4-KB Flash EPROM is the destination for re-programming.
OEN Flash EPROM output enable.
CEN Flash EPROM chip enable.
CTRL[3:0] Flash control signals
Timer 2 Control
Bit:
7
TF2
6
5
4
3
2
EXF2 RCLK TCLK EXEN2 TR2
1
0
C/T2 CP/RL2
Mnemonic: T2CON Address: C8h
BIT NAME
FUNCTION
Timer 2 overflow flag: If RCLK and TCLK are 0, this bit is set when Timer 2
7
TF2
overflows or when the count is equal to the value in the capture register in
down-count mode. This bit can also be set by software, and it can only be
cleared by software.
Timer 2 External Flag: When Timer 2 is in either capture or auto-reload mode
6
EXF2
and DCEN is 0, a negative transition on the T2EX pin (P1.1) and EXEN2=1 sets
this flag. This flag can also be set by software. Once set, this flag generates a
Timer-2 interrupt, if enabled, and it must be cleared by software.
Receive Clock Flag: Set this bit to force Timer 2 into baud-rate generator mode
when receiving data on the serial port in modes 1 or 3.
5
RCLK _{1 = Timer 2 overflow is the time base.}
0 = Timer 1 overflow is the time base.
Transmit clock Flag: Set this bit to force Timer 2 into baud-rate generator mode
when transmitting data on the serial port in modes 1 or 3.
4
TCLK _{1 = Timer 2 overflow is the time base.}
0 = Timer 1 overflow is the time base.
- 22 -