VS-FA40SA50LC Datasheet, PDF (6/10 Pages) Vishay Siliconix – Low on-resistance

www.vishay.com
1000
OPERATION IN THIS AREA LIMITED
BY R_DS(on)
100
10 μs
100 μs
10
1 ms
T_C = 25 °C
T_J = 150 °C
Single Pulse
11
10
10 ms
100
1000
V_DS, Drain-to-Source Voltage (V)
10 000
Fig. 16 - Maximum Safe Operating Area
V_DS
V_GS
R_G
R_D
D.U.T.
+
-
V_DD
10 V
Pulse width ≤ 1 µs
Duty factor ≤ 0.1 %
Fig. 17 - Switching Time Test Circuit
V_DS
90%
0%
GS
t_d(on) t_r
t_d(off) t_f
Fig. 18 - Switching Time Waveforms
15 V
L
V_DS
R_G
20 V
t_p
D.U.T
I_AS
0.01 Ω
Driver
+
- ^VDD
A
Fig. 19 - Unclamped Inductive Test Circuit
VS-FA40SA50LC
Vishay Semiconductors
V(BR)DSS
tp
I _AS
Fig. 20 - Unclamped Inductive Waveforms
10V
Q_GS
V_G
Q_G
Q_GD
Charge
Fig. 21 - Basic Gate Charge Waveform
Current regulator
Same type as D.U.T.
12 V
50 KΩ
.2 µF
.3 µF
D.U.T.
+
- ^VDS
V_GS
3 mA
I_G
I_D
Current sampling resistors
Fig. 22 - Gate Charge Test Circuit
Revision: 01-Jun-16
6
Document Number: 94803
For technical questions within your region: [e-mail], [e-mail], [e-mail]
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000