 English |
|
|
|
|
|
|
|
| SI4724CY Datasheet, PDF (3/8 Pages) Vishay Siliconix – N-Channel Synchronous MOSFETs with Break-Before-Make | |||
| |||
| ◁ |
Si4724CY
Vishay Siliconix
SPECIFICATIONS
Parameter
Power Supplies
Symbol
Test Conditions Unless Specified
TA = 25_C
4.5 V < VDD < 5.5 V, 4.5 V < VD1 < 30 V
Min
Limits
Typ
Max
Logic Voltage
Logic Current
Logic Input
VDD
IDD(EN)
IDD(DIS)
VDD = 4.5 V, VIN = 4.5 V
VDD = 4.5 V, VIN = 0 V
4.5
5.5
280
500
220
500
High
VIH
Logic Input Voltage (VIN)
Low
VIL
Protection
VDD = 4.5 V
- 40_C ¬TA ¬85_C
3.15
2.3
- 0.3
2.25
0.8
Break-Before-Make Reference
Undervoltage Lockout
Undervoltage Lockout Hysteresis
MOSFET Drivers
VBBM
VUVLO
VH
VDD = 5.5 V
SYNC = 4.5 V
2.4
3.75
4
4.25
0.4
Driver Impedance
MOSFETs
RDR1
Driver 1
3
RDR2
VDD = 4.5 V
Driver 2
2
Drain-Source Voltage
VDS
ID = 250 mA
30
Drain-Source On-State Resistancea
rDS(on)1
rDS(on)2
VDD = 4.5 V, ID = 5 A
TA = 25_C
Q1
Q2
30
37.5
24
29
Diode Forward Voltagea
VSD1
Q1
VSD2
IS = 2 A, VGS = 0 V
Q2
0.7
1.1
0.7
1.1
Dynamicb (Unless SpecifiedâFs = 250 kHz, VIN = 12 V. VDD = 5 V, I = 5 A, Refer to Switching Test Setup)
Turn-Off Delay
Dt
td(off)1
td(off)2
Dt1 - 2
Dt2 - 1
See Timing Diagram
VIN to G1
VIN to G2
G1 to G2
G2 to G1
28
56
17
40
16
32
38
80
Source-Drain Reverse Recovery
TimeâQ2
tfrr
IF 2.7 A, di/dt = 100 A/ms
50
80
Notes
a. Pulse test: pulse width v300 ms; duty cycle v 2%.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
Unit
V
mA
V
V
W
V
mW
V
ns
SCHOTTKY SPECIFICATIONS (TJ = 25_C UNLESS OTHERWISE NOTED)
Parameter
Symbol
Test Condition
Min
Forward Voltage Drop
VF
Maximum Reverse Leakage Current
Irm
Junction Capacitance
CT
IF = 1.0 A
IF = 1.0 A, TJ = 125_C
Vr = 30 V
Vr = 30 V, TJ = 100_C
Vr = - 30 V, TJ = 125_C
Vr = 10 V
Typ
0.47
0.36
0.004
0.7
3.0
50
Max
0.50
0.42
0.100
10
20
Unit
V
mA
pF
Document Number: 71863
S-03922âRev. D, 19-May-03
www.vishay.com
3
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese