English
Language : 

J-TYPE Datasheet, PDF (3/8 Pages) Vectron International, Inc – Voltage Controlled Crystal Oscillator
J-Type Voltage Controlled Crystal Oscillator
CMOS Output Option
Figure 1
Output Wave Form
Figure 2
Output Test Conditions
Threshold = 1.4 volts for TTL
and 50% for CMOS
Output Test Conditions (25±5°C) for 5 volt devices.
For 3.3V use 15pF cap only, no resistors needed.
Ordering Information for the CMOS output option (add frequency)4
Package Supply
Voltage
VCXO
Type
APR
(ppm)
J 6 pin C 5V±10% U
Ceramic
SOJ
D 3.3V±10% L
VCXO G
±10% N
linear
VCXO
H
±50
±80
±100
Operating
Temp.
(°C)
C
0/70
L -40/85
Output/Duty
Cycle
Min/Max
A
TTL/
CMOS
45/55%1
J CMOS
45/55%2
Tri-State
T Tri State
on pin 2
Specials
N Standard
K CMOS
40/60%3
1. Output is CMOS and symmetry is tested at TTL and CMOS thresholds.
2. Output is CMOS and symmetry is tested at CMOS threshold. This option is used for 3.3 V operation.
3. Output is CMOS and symmetry is tested at CMOS thresholds. This option is required for 3.3V, frequencies >51.840MHz.
4. Note: Not all combinations are possible.
Example: JDUGCKTN @ 77.76 MHz = 3.3 volt, VCXO@77.760, ±50 ppm APR, 0/70°C, 40/60% Symmetry,
CMOS, Tri-State on pin 2.
Standard Frequencies, in MHz, for CMOS output option
1.024
3.686
6.144
8.448
14.318
19.44
27.000
38.880
52.000
1.544
4.000
6.176
10.000
15.360
20.000
30.000
40.000
65.536
2.000
4.032
6.312
12.000
15.440
20.480
32.000
40.960
77.760
2.048
4.096
6.400
12.288
16.000
24.000
32.768
44.736
155.5201
3.088
4.434
8.000
12.352
16.384
24.576
34.368
50.000
3.580
5.000
8.192
13.000
18.432
24.704
35.328
51.840
1. Uses a PLL multiplier, jitter is 25ps rms typical vs 3ps rms typical for a HFF (High Frequency Fundemental) design. Available with 5 Vdc input only.
Other frequencies available upon request.
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • Fax: 1-888-FAX-VECTRON
3