English
Language : 

CHA4220-QGG_15 Datasheet, PDF (11/16 Pages) United Monolithic Semiconductors – 0.5-20GHz Driver
0.5-20GHz Driver
CHA4220-QGG
Pin Description:
Pin
5,18, 29 (exposed PAD)
2,3,6,7,8,9,10,15,
16,17,20,21,22,23,24,25,28
4
12
1
19
13
14
26
27
Symbol
GND
NC
Description
Must be grounded properly, internal
connections to ground are made
No internal connections
RF IN
VG1
VG2
RF OUT + VD
AGC4
AGC3
AGC2
AGC1
RF input, DC coupled to Vg1
Gate voltage, bias network required
Gate voltage bias network required
RF output + Vd bias (see application
circuit)
Low frequency termination4 on Vg1
Low frequency termination3 on Vg1
Low frequency termination2 on Vd
Low frequency termination1 on Vd
UMS recommends also to ground Pin 2, 3, 6, 7, 11, 15, 16, 17, 20, 21 (see proposed
footprint p14).
Ref. : DSCHA4220-QGG-5070 - 11 Mar 15
11/16
Specifications subject to change without notice
Bât. Charmille - Parc SILIC - 10, Avenue du Québec - 91140 VILLEBON-SUR-YVETTE - France
Tel.: +33 (0) 1 69 86 32 00 - Fax: +33 (0) 1 69 86 34 34