TS128MDOM40V-S Datasheet, PDF (7/34 Pages) Transcend Information. Inc. – 40-Pin IDE Flash Module

TTrraannsscceenndd 4400--PPiinn IIDDEE FFllaasshh MMoodduullee
TTSS112288MM ~~ 1166GGDDOOMM4400VV--SS
True IDE PIO Mode Timing Diagram
Figure 1: True IDE PIO Mode Timing Diagram
Notes:
(1) Device address consists of -CS0, -CS1, and A[02::00]
(2) Data consists of D[15::00] (16-bit) or D[07::00] (8 bit)
(3) -IOCS16 is shown for PIO modes 0, 1 and 2. For other modes, this signal is ignored.
(4) The negation of IORDY by the device is used to extend the PIO cycle. The determination of whether the cycle is
to be extended is made by the host after t_A from the assertion of -IORD or -IOWR. The assertion and negation
of IORDY is described in the following three cases:
(4-1) Device never negates IORDY: No wait is generated.
(4-2) Device starts to drive IORDY low before t_A, but causes IORDY to be asserted before t_A: No wait
generated.
(4-3) Device drives IORDY low before t_A: wait generated. The cycle completes after IORDY is reasserted. For
cycles where a wait is generated and -IORD is asserted, the device shall place read data on D15-D00 for
t_RD before causing IORDY to be asserted.
Transcend Information Inc.
7
Ver 1.2